DEPARTMENT OF

ELECTRONICS AND COMMUNICATION ENGINEERING KUMARAGURU COLLEGE OF TECHNOLOGY

COIMBATORE - 641 006

P-1278

CERTIFICATE

THIS IS TO CERTIFY THAT THE REPORT ENTITLED MICROPROCESSOR BASED DIGITAL FAREMETER

HAS BEEN SUBMITTED BY 5. SUBRAMADIAN Mr. TIRUMBLASETTY RAVE W. VENIKATARAMANA.

IN PARTIAL FULFILLMENT OF THE AWARD OF THE DEGREE OF BACHELOR OF ENGINEERING IN ELECTRONICS AND COMMUNICA-TION ENGINEERING BRANCH OF THE BHARATHIAR UNIVERSITY, COIMBATORE - 46 DURING THE ACADEMIC YEAR 1991-92.

Meehan HEAD OF THE DEPARTMENT GUIDE

CERTIFIED THAT THE CANDIDATE WAS EXAMINED BY US IN THE PROJECT WORK VIVA-VOCE EXAMINATION HELD ON _____

AND THE UNIVERSITY REGISTER NUMBER WAS

EXTERNAL EXAMINER

INTERNAL EXAMINER

ACKNOWLEDGEMENT

We thank the principal for providing facilities in carrying out our project.

We express our sincere Thanks to our Professor and the Head of the Department K. PALANISWAMI, M.E.,M.IEEE.,MIE., MISTE.,MCSI.,FIETE., for all the valuable informations he has provided us to make our project success.

We are indebted to Mr. R. BALACHANDRAN, B.E., M.E., MISTE his guidance and encouraging words to make our project success.

We also thank all our faculty members especially

Miss. G. KALA, B.E., Mr. M. MURALIDHAR, M.Tech. and

Mr. S. PALANIVEL, B.E.

We also thank our friends for their co-operation and encouraging words.

Last but not least we thank the lab technicians for their co-operation.

INDEX

s.NO.	CONTENTS	PAGE NO.
1.	SYNOPSIS	
2.	INTRODUCTION	*
3.	CHAPTER 1	
	SYSTEM DESCRIPTION	
	1.1 HARDWARE DESCRIPTION	· •
	1.1.a. BLOCK DIAGRAM DESCRIPTION	
	1.1.b CIRCUIT DIAGRAM	
	1.2 SOFTWARE DESCRIPTION	١٠
	1.2.a SPEEDOMETER	10
	1.2.b ODOMETER	2.2
	1.2.c FAREMETER	e est
	1.2.d FLOWCHARTS	er ^{te}
	1.2.e SOFTWARE	
4.	CHAPTER 2	£1 - 2
	CONCLUSION	* · · ·
5.	CHAPTER 3	<u></u>
	BIBLIOGRAPHY	***
6.	CHAPTER 4	
•	APPENDIX	

SYNOPSIS

It is very clear from the day-to-day life that the electronic field is improving enormously in such a way that all the analog devices are replaced by digital circuits for better accuracy and reliability. The Project Fare meter is strictly confined to the measurement and display of various parameters like speed, distance and Fare (which can be preset per kilometer to desired value) in digital format.

In this system the microprocessor (8085) plays a very important role in arithmetic and logical operations and to generate control signals to the various parts of the system.

The Faremeter can be easily implemented in hire vehicles where the display is very much useful for the public. The parameters like speed, distance and Fare can be determined without any manipulations.

INTRODUCTION

Nowadays the taxis and autos are using analog devices for displaying fare speed etc. Electronic field is developed in such a way that these analog devices are replaced by digital devices. Digital devices have greater accuracy, increased relability, high resolution, easy readability and less maintenance compared to analog devices.

Our project confines to the following

- 1. Displaying the speed of the moving vehic le.
- 2. Displaying the distance travelled by the vehic le.
- 3. Displaying the fare for the distance travelled.

CHAPTER I

SYSTEM DESCRIPTION

- 1.1 Hardware Description
- 1.2 Software Description

1.1 HARDWARE DESCRIPTION:


The hardware circuit is designed to convert the rotations of rotor of the motor into the pulses, to regulate the pulses in required manner, to count the number of pulses, to display the speed, distance and fare. The system block diagram is shown in fig. (1.1).

The system consists of the following parts.

- 1. Motor
- Transducer (Proximity Switch)
- 3. Pulse shaping network (Schmitt Trigger) (74LS132)
- 4. Decade counter (74LS93)
- 5. Microprocessor (8085)
- 6. EPRDM (2732A), RAM (6116)
- 7. Keyboard and Display interface (8279)
- 8. 6 digit 7 segment display.

MOTOR:

A 5V DC motor having the maximum of 2400 rpm is used for rotating the wheel, for the demonstration purpose.



The radius of the rotor of the motor is r=0.106m. An iron piece is attached to the shaft of the motor. The iron piece will rotate with the speed equal to the motor speed. The motor speed can be varied by varying the voltage given to the motor.

Atleast 3V should be applied to the motor inorder to rotate it at optimum speed. Since the speed of the motor is directly proportional to the armature voltage, speed increase with the applied voltage.

The maximum voltage applied to the motor shouldn't exceed 5V because the rated voltage of the motor is 5V. If the voltage exceeds the rated value, then, the motor gets damaged.

The motor is positioned on the base of the iron stand for our system. The motor has two wires. One wire from the motor is connected to the supply and the other to ground of the supply.

PROXIMITY SWITCH:

Proximity Switch is a transducer which convert rotations into pulses. Proximity switch is covered by a metallic frame for mechanical stability and rough usage of the machine. The

environmental conditions like temperature and pressure will not affect the properties and active operation of the switch.

The proximity switch is placed inside the Brake drum, at a distance of 8mm apart from the metallic piece which is attached to the rotor of the motor. For demonstration purpose we are using a metallic stand to which the switch is fixed. At the bottom of the switch the motor is placed. The distance between the metallic piece and the switch is maintained at a distance of 8mm apart.

The number of pulses generated by the proximity switch are proportional to the number of rotations of the rotor of the motor. The main advantage of the proximity switch is that there is no neccessity for a physical contact between the rotor and the transducer. This improve the life time of the switch and it reduces maintenance problem.

The proximity switch is capable of generating pulses upto 200 Hz. Here in this system the maximum frequency of 60Hz is generated. Because of generation of pulses at higher frequencies, it can be used for high speed vehichles.

The proximity switch has 3 wires namely Red, Black and Green. The Red wire is connected to the positive terminal

of the supply and the Black wire to ground. The load is connected across the Red wire and Green wire through which the output is taken.

OPERATION OF THE SWITCH:

The operation of the switch is as follows.

When the rotor of the motor starts rotating, the metallic piece which is connected to the rotor of the motor starts rotating with the speed equal to that of the rotor of the motor.

Whenever the metallic piece crosses the head of the proximity switch, due to magnetic induction between metallic piece and switch, pulses are generated from the output of the proximity switch.

For every rotation of the motor, the metallic piece crosses the proximity switch head two times. Thus in this way two pulses are generated for every rotation of the motor.

The proximity switch consists of a metallic switch to which a small magnet is attached. Whenever the metallic piece crosses the head of the proximity switch, the switch is closed. Hence whatever input voltage is fed, is available at the output of the proximity switch.


The minimum voltage that can be fed to the proximity switch for normal operation is 5V and the maximum voltage is 30V. Here we are adjusting the input voltage of the proximity switch to 5.1V such that the output voltage is 5V exactly. The excess voltage of (0.1)V is due to the drop inside the switch.

PULSE SHAPING NETWORK:

Pulse shaping network regulates the irregular pulses into regular well defined pulses. For this purpose we are using a Schmitt NAND gate (74LS132).

The pulses are fed to the junction of two diodes as shown in the circuit diagram. The negative cycle of the input are bypassed to ground through diode D_1 which is forward biased and diode D_2 is reverse biased. Then there won't be any pulses fed to the Schmitt NAND gate.

When the positive pulses are fed to the input the diode D_1 is reverse biased where as the diode D_2 is forward biased. Now the positive cycle of the input are fed to the Schmitt NAND gate. The output of the Schmitt NAND inverter goes low. We are getting the pulses of (0 to 5V) at the output of the Schmitt NAND inverter.



DECADE COUNTER:

Decade counter is used to generate one output pulse for every 10 pulses of the input. Here IC 74LS93 is used for this purpose.

There are two pulses coming out of the pulse shaping network for each revolution of the rotor of the motor. These pulses are fed to the decade counter which generates 0.2 pulses per revolution (ie) 2 pulses for every 10 revolutions of the motor. These pulses are fed to the 8253 Timer of the micro processor system. Here 8253 is operated at mode 2 and counter 1 is used for fare and distance measurement.

PROGRAMMABLE TIMER (8253):

8253 is a programmable timer which consists of three 16-bit down counters. Here we are using the counter - 0 and counter - 1. Counter - 2 is left free for future development of the system.

The timer can be operated in any one of the six modes. We are using the second mode (mode-2). The control word is stored in the control register of the 8253 for mode setting. The control word is 34.



41276

Vcc	24	0	ı	00
RD	22		2 3	1 2,
WR	23		4	3 4
cs	3. 1	82,53	5 6 7 8	5
OA	19	Dais	8	70
Αι	2,0			
CLK-0	9		15	CLK-I
GIATE-C) 11		14	GATE-1
GINI	0 12		' -1	J (512

FIG 1.4

SCHEMATIC DIAGRAM OF 8253

The control word to latch the counter is 04.

The number of pulses from the pulse shaping network counted in counter-0 is used to measure the speed of the vehichle and counter-1 is used to measure the distance and the fare for the distance travelled.

The counter is initially loaded with the value FFFF, and for each pulse the contents of the counters are decremented by one. The counter-0 is decremented twice for every revolutions of the motor and the counter-1 is decremented twice for every 10 revolutions of the motor.

0 0 1111 1111 1111 1101 1111 1111 11	4	No. of Pulses	No. of Revolutions of motor
1 2 1111 1111 1220	1111 1111 1111 1101 1111 1111 1111 1111	2	1

Gate - 0 and Gate - 1 are always kept at higher level inorder to enable the counter - 0 and counter - 1. If the gate level goes low the counter is disabled.

MICROPROCESSOR (8085):

The 8 bit 8085 Microprocessor is Heart of the system. It generates and sends control signals to all parts in the system. It access and process the data and the result is fed to the display unit to display the various parameters like speed, distance and fare.

The 8085 Microprocessor is a 8 bit processor. It consists of six general purpose scratch pad registers namely B,C,D,E,H and L. It consists of an Accumulator, stack pointer and a program counter.

The Microprocessor can be effectively programmed to perform required arithmetic and logic operation for the given data, by selecting necessary instructions from its set. These instructions are given to the microprocessor by writing into ints memory. Writing the instruction and data in memory is done through an input device, keyboard. The Microprocessor read each instruction at a time from the memory and executes the instruction accordingly with a help of various registers. The results are either be stored in its memory or be sent to the output display. In addition to the normal execution of the program, it can respond external signals and interrupts.

The various functions performed by the Micro-processor can be classified into three general categories. They are as follows.

- Microprocessor initiated operations
- Internal data operations

Peripheral initiated operations.

To perform these functions, the microprocessor requires a group of logic circuits and a set of signals called the control signals.

In this system the microprocessor initialises the counter and waits for a certain period of time. Then it takes the data from the counter and processes it.


MEASUREMENT OF SPEED:

Initially the count in the counter-0 was FFFF. The Microprocessor initiates the counter and now counter starts decrementing bit by bit. After one second delay the counted value is loaded into the register. The final value loaded in the register is subtracted from FFFF and this gives the count for one second. Thus the count for one second is determined and the speed of the vehichle is calculated by arithmetical operation over the data. These operations are explained in a detailed manner in the forthcoming chapter under speedometer. After the completion of the operation over the data, the speed calculated so far in memory is brought to the display unit.


MEASUREMENT OF FARE:

For determining the fare the counter is initialised and the data FFFF is stored in it. Now the counter is decremented. The Microprocessor waits for 30 seconds and the final data is loaded. The difference between FFFF and the data gives the count. The arithmetical operations are performed over the count and the fare is displayed in the 7 segment display unit.


The details of EPROM, RAM, Keyboard Interface and 6 digit 7 segment display are given in the Appendix.



INTER-FACING CIRCUIT 1.1.1



KEY BOARD INTERFACING CIRCUIT FIG. 1.1.1



1.2 SOFTWARE DESCRIPTION

1.2.a SPEEDOMETER:

The pulses from the pulse shaping network are fed to programmable interval timer 8253. The counter 0 in 8253 is used for counting the number of pulses. The counter is loaded with data FFFF. For each pulse the counter is decremented by two.

The counter is initialised first. Decrementing the counter by a factor one as well as the delay routine for one second is executed simultaneously. After completion of one second delay, the counter is latched and the count value in the taken from the counter. Then the arithmetical operations are done over the count.

PRINCIPLE OF SPEEDOMETER:

The Speed calculation depends on the number of rotations of the wheel. For each rotation of the wheel the counter is decremented by two. The radius of the wheel is assumed as 10.6 cm.

Radius of the wheel (r) = 10.6 cm

r = 0.106 m.

The number of pulses generated for 1m distance is

3.

Speed =
$$\frac{\text{Distance}}{\text{Time}} \frac{\text{Km}}{\text{Hr}}$$

1 Km = 1000 m

1 Hr = 3600 Sec.

 $\frac{1 \text{ Km}}{1 \text{ Hr}} = \frac{1000 \text{ m}}{3600 \text{Sec}} = \frac{10}{36} \frac{\text{m}}{\text{s}}$

Speed = (3.6) [Distance] KmpH

Here time = 1 Sec.

Speed = (3.6) (Distance) KmpH


= (3.6) [Number of pulses] KmpH

 $= \frac{3.6}{3}$ (Number of pulses) KmpH

Speed = $\frac{12}{10}$ (Number of pulses) KmpH

For example,

Number of pulses = 80Speed = $\frac{12}{10}$ (80) Speed = 96 KmpH



1.2.1 FLOW CHART FOR SPEED

1.2.b ODOMETER:

The pulses from decade counter is fed to the counter 1 of 8253. The counter is initialised with the data FFFF. For each pulse the counter is decremented by 1. The final count from the counter is loaded and the arithmetical operations are made over the count.


The calculation of distance is as follows

Here 0.3 pulses = 1 m

Distance travelled = Number of pulses [$\frac{10}{3}$] m

Distance in Km = Number of pulses $\left[\begin{array}{cc} 10 & x & 1 \\ \hline 3 & 1000 \end{array}\right]$ Km

Distance = Number of pulses [$\frac{1}{300}$] Km



1.2.2 FLON CHART FOR DISTANCE

1.2.c FAREMETER:

The pulses from decade counter is fed to the counter 1 of 8253. The counter is initialised with the data FFFF. each pulse the counter is decremented by 1. The final count from the counter is loaded and the arithmetical operations are made over the count.

The calculations of distance travelled and fare is as shown below.

1 m Here 0.3 pulses

Number of pulses $\left[\begin{array}{cc} 10 \\ \hline 3 \end{array}\right]$ m Distance travelled =

Number of pulses [$\frac{10}{3}$ × $\frac{1}{1000}$] Distance in Km

Number of pulses [1] Distance

220 Ps For 1000 m

220 Ps (ie) For 1000m, Fare =

Distance in metres x 220 Fare F1

Distance in metres x 22

[Number of pulses \times 10] [22]

(Number of pulses) [22] F1 30

Perimeter of the wheel =
$$2 \times \frac{22}{7}$$
 r
= $2 \times \frac{22}{7} \times 0.106$
= 0.6669 m.

Therefore for one full rotation of the wheel the distance travelled is 0.6669 m = 6.669×10^{-4} km. From this rotation the total distance travelled can be calculated.

For each revolution of the wheel, two pulses are generated by the proximity switch. These pulses are counted by 8253.

For each revolution of the wheel the counter is decremented by two. As the counter starts counting one second delay is executed. After completing the one second delay, the final count of the counter is taken and is subtracted from FFFF which gives the count for one second.

Initial count = FFFF
[(Initial count - Final count) = Number of pulses/Delay]
Here delay is for one second.

Count for one second = Initial count - Final count.

Calculation of Waiting Charge:


Waiting charge for 10 minutes = 20 Ps

For 1 minute = 2 Ps


For 1 second = $\begin{bmatrix} 2 \\ 60 \end{bmatrix}$ Ps

Fare F2 = (Number of Seconds) $\begin{bmatrix} 2 \\ \hline 60 \end{bmatrix}$


Total Fare F = F1 + F2.




1.2.3 FLOW CHART FOR FARE



1.3.1 16×8 BIT MULTIPLICATION





1.3.3 DELAY FOR NO. OF SEC

HEXADECIMAL		MNEMONIC INSTRUCTION			COMMENTS
	INSTR.	LABLE	OPCODE	OPERAND	
ADDRESS	MVI A	00	3E	00	
0000	STA	631D	32 32	1D,63 1E,63	
0002	STA	631E	32 3E	00	
0008	MVI A	00	3E 32	19,63	
000A	STA	6319	$\frac{32}{32}$	1A,63	
000D	STA	631A	3E	FF	
0010	MVI A	FF		13,63	
0012	STA	6313	32	14,63	
0015	STA	6314	32	74	
0018	MVI A	74	3E	E3	
001A	OUT	E3	D3		
001C	MVI A	FF	3E	FF	
	OUT	E1	D3	E1	
001E	OUT	E1	D3	E1	
0020		0210	CD	10,02	
0022	CALL	OA	06	0A	
0025	MVI B	-	C5	-	
0027	PUSH B	0500	CD	00,05	
0028	CALL	-	C1	_	
002B	POP B	_	05	_	
002C	DCR B	0027	C2	27,00	
002D	JNZ	0390	CD	90,03	
0030		0390 OA	06	0A	
0033			C5	_	
0035		0500	CD)
0036			C1		
0039			05		
003A		1		0.5	0
003B	3 JN Z	0035			
003E	E CALL				
0041		0A	06		
0043			CS		15:
0044		0500	CI)	

	011101	MNEMO	NIC INSTRUC	COMMENTS	
HEXADE		LABLE	OPCODE	OPERAND	
ADDRESS	INSTR.		C1	-	
0047	POP B	_	05		
0048	DCR B	0043	C2	43,00	
0049	JNZ	0010	C3	10,00	
004C	JMP:	6000	2A	00,60	
0100	LHLD	-	EB	_	
0103	XCHG	6002	3A	02,60	
0104	LDA	0000	21	00,00	
0107	LXIH		06	08	
010A	MVI B	08	1F	-	
010C	RAR	0111	D2	11,01	
0100	JNC	0111	19	_	
0110	DAD D		EB	_	
0111	XCHG		29	_	
0112	DAD H	-	EB	-	
0113	XCHGG	-	05	-	
0114	DCR B	010C	C2	OC,01	
0115	JNZ		22	03,60	·
0118	SHLD	6003	C9	_	
011B		0007	2A	07,60	
0120		6007	4D		
0123			44	_	
0124	1	FF	16	FF	
0125		FF	1E	FF	
0127		6005	3A	05,6	0
0129			13		
012			91	-	
012		6005	0.0	05,6	0
012	E STA				30
013	B1 LDA	6006		•	
013			98	2	60
01:					
01		0129	D D	4	

HEXADECIMAL		MNEMONIC INSTRUCTION			COMMENTS
ADDRESS	INSTR.	LABLE	OPCODE	OPERAND	
013B	XCHG	_	EB	-	
013C	SHLD	6009	22	09,60	
013F	RET	_	С9	-	
0140	LXIB	2710	01	10,27	
0143	CALL	0180	CD	80,01	
0146	LDA	6014	3A	14,60	
0149	STA	600F	32	0F,60	
014C	LXIB	03E8	01	E8,03	
014F	CALL	. 0180	CD	80,01	
0152	LDA	6014	3A	14,60	
0155	STA	6010	32	10,60	
0158	LXIB	0064	01	64,00	
015B	CALL	0180	CD	80,01	
015E	LDA	6014	3A	14,60	
0161	STA	6011	32	11,60	
0164	LXIB	000A	01	0A,60	
0167	CALL	0180	CD	80,01	
016A	LDA	6014	3A	14,60	
016D	STA	6012	32	12,60	
0170	LDA	600D	3A	OD,60	
0176	RET	-	C9	_	
0180	LXIH	6014	21	14,60	
0183	MVI M	FF	36	FF	
0185	INR M	_	34	-	_
0186	LDA	600D	3A	0D,60	
0189	SUB C	-	91	-	
018A	STA	600D	32	00,60	
018D	LDA	600E	3A	0E,60	
0190	SBB B	-	98	-	
0191	STA	600E	32	0E,60	
0194	JNC	0185	D2	85,01	
0173	STA	6013	32	13,60	

HEXADECIMAL		DINAGI		MNEMO	NIC INSTRU	CTIO	N	COMMENTS
			L	ABLE	OPCODE	0	PERANU	
A۱	DDRESS	INSTR.		600D	2A		0D,60	
	0197	DAD B		-	09		-	
	019A	SHLD		600D	22		0D,60	
	019B			-	C9		_	
	019E	RET	-	6013	01		13,60	
	01A0	LXIB MVI H		12	26		12	
	01A3	MVI D	-	85	16		85	
	01A5		_	05	1E		05	
	01A7	MVI E		_	0A			
	01A9	LDAX E		-	6F		-	
	01AA	MOV L,	1		7A			
1	01AB	MOV A,		C1	D3		C1	
	01AC	OUT	70		7E			
-	01AE	MOV A		C0	D3		<u>C0</u>	
t	01AF	OUT	\		15			
	01B1	DCX	1		11	5	-	
	01B2	DCR	1)		
	01B3		1_	01A9		2	A9,0	1
	01B4		1			9	<u></u>	
	01B7	RE	Γ				F3	
	0200) -		_		- 	60	
	0201						B	
	020			-			F4	
	020		-	_			6	
	020		_	-		<u>-</u> 	D	
	020		-			<u>-</u> 	D	
į	020		-	_				70
	02		-	-			F	77
		OD OD	-	_				F6
		09	-	_		<u>-</u>		77
	l	20A	_	-				C7
	l	20B	_	-				93
	·	20C		-	-			

HEXADE	CIMAL	MNEM	ONIC INSTRU	CTION	COMMENTS
ADDRESS	INSTR.	LABLE	OPCODE	OPERAND	
020D	_	-	_	F3	
020E	-	-	-	97	
020E	_		_	17	
0210	MVI A	85	3E	85	
0212	OUT	C1	D3	C1	
0214	MVI A	F3	3E	F3	
0216	OUT	C0	D3	CO	
0218	MVI A	84	3E	84	
021A	OUT	C1	D3	C1	
021C	MVI A	97	3E	97	
021E	OUT	C0	D3	CO	
0220	MVI A	83	3E	83	
0222	OUT	C1	D3	C1	
0224	MVI A	97	3E	97	
0226	OUT	C0	D3	C0	
0228	MVI A	82	3E	82	
022A	OUT	C1	D3	C1	
022C	MVI A	37	3E	37	
022E	OUT	C0	D3	C0	
0230	MVI A	81	3E	81	
0232	OUT	C1	D3	C1	
0234	MVI A	D6	3E	D6	
0236	OUT	C0	D3	C0	
0238	MVI A	80	3E	80	
023A	OUT	C1	D3	C1	
023C	MVI A	00	3E	00	
023E	OUT	CO	D3	CO	
0240	LXI H	601F	21	1F,60	
0243	MVI M	2F	36	2F	
0247	OUT	E3	D3	E3	
0249	MVI A	FF	3E	FF	
0245	MVI A	34	3E	34	

HEXADE(CIMAL	MNEMO	ONIC INSTRUC		COMMENTS
ADDRESS	INSTR.	LABLE	OPCODE	OPERAND	
0248	OUT	E0	D3	E0	
024D	OUT	E0	D3	E0	
024F	CALL	0500	CD	00,05	
0252	MVI A	04	3E	04	
0254	OUT	E3	D3	E3	
0256	LXI H	6000	21	00,60	
0258	IN	E0	DB	E0	
025A	MOV M,A	-	77	-	
025B	IN	E0	DB	E0	
025D	INX H	-	23	-	
025E	NOP	-	00	-	
025F	NOP	-	00	-	
0260	MOV M,A	-	77	-	
0261	LDA	6000	3A	00,60	
0264	MOV L,A	-	4F		and the same of th
0265	MVI A	FF	3E	FF	
0267	SUB C	-	91	-	
0268	STA	6000	32	00,60	
026B	LDA	6001	3A	01,60	
026E	MOV B,A	-	47	-	
026F	MVI A	FF	3E	FF	
0271	SBB B	-	98	-	
0272	STA	6001	32	01,60	
0275	MVI A	0C	3E	0C	
0277	CALL	0100	CD	00,01	
027A	MVI A	0A	3E	0A	
027C	STA	6007	32	07,60	
027F	MVI A	00	3E	00	
0281	STA	6008	32	08,60	
0284	LDA	6003	3A	03,60	
0287	STA	6005	32	05,60	
0284	LDA	6004	3A	04,60	

	CIRAAI	MNEMO	ONIC INSTRUC	TION	COMMENTS
HEXADE	INSTR.	LABLE	OPCODE	OPERAND	
ADDRESS		6006	32	06,60	
028D	STA	0120	CD	20,01	
0290	CALL	6009	3A	09,60	
0293	LDA	600D	32	OD,60	
0297	STA	600A	3A	0A,60	
029A	LDA	600E	32	0E,60	
029D	STA	0140	CD	40,01	
02A0	CALL		3E	80	
02A3	MVI A	80	D3	C1	
02A5	OUT	C1	3E	D6	
02A7	MVI A	D6	D3	CO	
02A9	OUT	C0	CD	A0,01	
02AB	CALL	01A0	3E	81	
02AE	MVI A	81	D3	<u>C1</u>	
02B0	OUT	C1	3E	00	
02B2	MVI A	00		CO	
02B4	OUT	C0	D3	82	
02B6	MVI A	82	3E	C1	
02B8	OUT	C1	D3	00	
. 02BA	MVI A	00	3E		
02BC	OUT	CO	D3	1F,60	
02BE	LXI H	601F	21	11,00	
02C1		-	35	45,02	
02C2		0245	C2	40,02	
02C5		-	C9	0.5	
0200 02D0	A	85	3 臣	C1_	
0202		- C1	D3	0.7-	
02D2	·	97	3 E	60	
02D	T	_ co		0.4	
1		84	31	C1	
02D	0.110	01-	D3	3	
02D			31	E 77	
02D					
020	E OUT				

- LEVADE	CIMAL		MNEMO	NIC INSTRI	UCTIO	N	COMMENTS
HEXADE	INSTR.	LAB	3LE	OPCODE	U	PERAND 83	
DDRESS	MVI A	_	33	3E			
02E0	OUT	C	21	D3		C1	
02E2	MVI A	· -	77	3E		77	
02E4	OUT		CO	D3		CO	
02E6	MVI A		82	3E		82	
02E8	OUT	-	C1	D3		C1	
02EA	MVI A	-	17	3E		17	
02EC	OUT	-	CO	D3		C0	
02EE	CALL	+	0500	CD		00,05	
02F0			0500	CD		00,05	
02F3	CALL		44	3E		44	
02F6	MVI A		E3	D3		E3	
02F8	OUT		6315	21		15,63	
02FA	LXI H		E1	DB		E1	
02FD	IN			77		-	
02FF	MOV M,			23			
0300	INX H		-	77			
0301	MOV M,	, A	- 0215	3,		15,63	
0302			6315	$-\frac{3}{4}$			
0305			- 2216		A	16,63	3
0306			6316	1	17	_	
0309	MOV B	, A	-		 BA	13,6	3
030A	- I D A	Ā	6313		91		
0301	D SUB	C	_		32	05,6	0
0301		4	6005			14,6	
031		A	6314		3A	-	
031		В			98	06,	60
031		A	6006		32	15,	
)A	6315	,	3A	16,	
031	10		6316	3	3A	·	,63
031	111	ГА	6314	4	32		E
	141	I A	1E		3E	1	3,63
		STA	631	13	32	1.	5,00

HEXADE	CIMAL	MNEM	IONIC INSTRU	CTION	COMMENTS
ADDRESS	INSTR.	LABLE	OPCODE	OPERAND	COMMENTO
0326	STA	6007	32	07,60	
0329	MVI A	00	3E	00	
032B	STA	6008	32	08,60	
032E	CALL	0120	CD	20,01	
0331	LDA	6009	3A	09,60	
0334	STA	6000	32	00,60	
0337	LDA	600A	3A	0A,60	
033A	STA	6001	32	01,60	
033D	MVI A	16	3E	16	
033F	STA	6002	32	02,60	
0341	CALL	0100	CD	00,01	
0344	LDA	6003	3A	03,60	
0347	MOV L,A	_	6F	-	
0348	LDA	6004	3A	04,60	
034B	MOV M,A	-	67	_	
034C	LDA	6319	3A	19,63	
034F	MOV E,A	-	5F	_	
0350	LDA	631A	3A	1A,63	
0353	MOV D,A	_	57	-	
0354	DAD D		19	-	
0355	SHLD	6319	22	19,63	
0358	SHLD	600D	22	0D,60	
035B	CALL	0140	CD	40,01	
035E	LDA	6010	3A	10,60	
0361	STA	600F	32	OF,60	
0364	LDA	6011	3A	11,60	
0367	STA	6010	32	10,60	
0368	MVI A	80	3E	80	
036C	OUT	C1	D3	C1	
026E	MVI A	17	3E	17	
0370	OUT	CO	D3	CO	
0372	CALL	01A0	CD	A0,01	7

HEXADECIMAL		MNEMC	NIC INSTRUC		COMMENTS
ADDRESS	INSTR.	LABLE	OPCODE	OPERAND	
0375	MVI A	83	3E	83	
0377	OUT	C1	D3	C1	
0377	MVI A	04	3E	04	
0379 037V	OUT	CO	D3	C0	
037V	RET	-	C9	-	
0370	MVI A	80	3E	80	
0392	OUT	C1	D3	C1	
0394	MVI A	04	3E	04	
0394	OUT	CO	D3	CO	
0398	MVI A	81	3E	81	
0396 039A	OUT	C1	D3	C1	
039A 039C	MVI A	F3	3E	F3	
	OUT	C0	D3	CO	
039Ē	MVI A	82	3E	82	
03A0	OUT	C1	D3	C1	
03A2	MVI A	60	3E	60	
03A4	OUT	CO	D3	CO	
03A6	MVI A	83	3E	83	
03A8	OUT	C1	D3	C1	
03AA			3E	D6	
03AC	MVI A	D6	D3	CO	
03AE	OUT	C0	3E	84	
03B0	MVI A	84	D3	C1	
03B2	OUT	C1	3E	04	
03B4	MVI A	04	D3	CO	
03B6	OUT	C0	3E	85	
03B8	MVI A	85	D3	C1	
03BA	OUT	C1	3E	00	
03BC	MVI A	00	D3	<u>C0</u>	
03BE	OUT	C0	CD	00,05	
03C0	CALL	0500		00,05	
03C3	CALL	0500	CD	44	
03C6	MVI A	44	3E	44	

LIEVADE(CIMAL	MNEMC	ONIC INSTRUC	TION	COMMENTS
HEXADEC	INSTR.	LABLE	OPCODE	OPERAND	
DDRESS	OUT	E3	D3	E3	
03C8	LXI H	6315	21	15,63	
03CA	IN	E1	DB	E1	
03CD	MOV M,A	-	77	- F21	
03CF	IN	E1	DB	E1	
03D0	INX H	_	23	-	
03D2	MOV M,A	-	77	45 63	
03D3	LDA	6315	3A	15,63	
03D4	MOV C,A	-	4F	-	
03D7	MVI A	FF	3E	FF	
03D8	MVI A SUB C		91	_	
03DA		6005	32	05,60	
03DB	STA	6316	3A	16,63	3
03DE	LDA		47	-	
03E1	MOV B,A	FF	3E	FF	
03E2	MVI A	-	98	-	
03E4	SBB B	6006	32	06,6	
03E5	STA		3E	1E	
03E8	MVI A	6007	32	07,0	
03EA	TOTAL A	- 00	3E		
03ED	- OF A	600D	32	1	
03EF	CATI	2400	1	'	,01
03F2		0210	0.4	, 1D	,63
03F5			5F	7	-
03F8		0.21			E,63
03F9			E 57	7	-
03F0		0000			9,60
. 03F	1	D		9	-
040		0.21		22 11	D,63
040		500	LD	22 0	D,60
040		01.1		JD	40,01
040				3A 1	10,60
040	QA LD	Α			

HEXADE	CIMAL	MNEMO	ONIC INSTRUC	TION	COMMENTS
	INSTR.	LABLE	OPCODE	OPERAND	
ADDRESS		600F	32	0F,60	
040D	STA LDA	6011	3A	11,60	
0410	STA	6010	32	10,60	
0413		6012	3A	12,60	
0416	LDA	6011	32	14,60	
0419	STA	01A0	CD	A0,01	
041C	CALL	80	3E	80	
041F	MVI A	C1	D3	C1	
0421	OUT		3E	F3	
0423	MVI A	F3	D3	CO	
0425	OUT	C0	3E	81	
0427	MVI A	813E		C1	
0429	OUT	C1	D3	04	
042B	MVI A	04	3E	CO	
042D	OUT	CO	D3	84	<u> </u>
042F	MVI A	84	3E	C1	
0431	OUT	C1	D3	08	
0431	MVI A	08	3E	C0	
	OUT	CO	D3		
0435	RET	_	C9	-	
0437	MVI D	02	16	02	
0500	TATE	FFFF	01	FFF	Г
0502			0B	-	
0505			79	-	
0506			ВС		
0507		D505	C2	05,	05
0508			15	j -	
050		0503			05
050			C		
050	F RET	-			

CONCLUSION

We have succeeded in displaying speed, distance and fare alternately with constant delay. The fare cannot be constant. It may vary due to various reasons such as variation in petrol price etc. This difficulty is avoided by changing the software slightly to get the desired value of fare.

The idea of using optocounter to convert the rotations of the wheel into pulses was not used because the light source has to be replaced periodically. The light detector has to be prevented from the external sources and also it has poor mechanical strength. Considering all these factors, proximity switch is used for the purpose. The proximity switch operates accurately over a wide range of speed.

The interfacing and software had possessed many practical problems. We were successful in overcoming all these problems.

For future expansion and development the following parameters can be included in the project to make the system more sophisticated. The petrol consumption of the vehichle flow rate, Indication of fuel availability, Ampere rating and Radiator temperature indication.

CHAPTER III

BIBLIOGRAPHY

CHAPTER	3	BIBLIOGRAPH

- 1. MICROPROCESSOR ARCHITECTURE, PROGRAMMING, AND APPLICATIONS GOANKAR
- 2. INTRODUCTION TO MICROPROCESSORS ADITYA P. MATHUR

CHAPTER 4

APPENDIX

DESCRIPTION OF CHIPS:

8085:

It is an 8 bit general purpose microprocessor. It has 16 line address bus and is capable of addressing 64 k of memory. Its operating frequency is 3 MHz (single phase clock). It has 40 pins and requires a power supply of +5V. It is an enhanced version of 8080 A. Its instruction set is upward compatible with that of 8080 A.


ADDRESS AND DATA BUS:

The address bus consists of A_0 - A_{15} out of which A_{15} - A_8 is unidirectional. A_0 - A_7 is bidirectional as it is multiplexed for data and it is also the lower order bus.

CONTROL AND STATUS SIGNAL:

This signals are usd to identify the nature of operation.

They are



| Si) | Si)

FIG. 1-1-B. 3035 Demultiplexed Address and Data Bus with Control Signals

Fig. 4 1 A. Schematic to Generate Read/Write Control Signals for Memory and I/O

ADDRESS LATCH ENABLE (ALE):

This is a positive going pulse generated every time the 8085 begins an operation. It indicates that the bits on ${\rm AD}_7$ - ${\rm AD}_0$ are address bits. This signal is used primarily to latch the low order address from the multiplexed bus and generate a separate set of eight address line ${\rm A}_7$ - ${\rm A}_0$.

READ (RD):

This is a read control signal (active low). This signal indicates that the selected I/O or memory device is to be read and data are available on the data bus.

WRITE (WR):

This is a write control signal (active low). This signal indicates that the data on the data bus are to be written into a selected memory or I/O location.

IO/\overline{M} :

This is a status signal used to differentiate between I/O and memory operations. When it is high, it indicates an I/O operation, when it is low, it indicates a memory operation. This signal is combined with RD and WR to generate I/O and memory control signals.

S1 AND S0:

These status signals, similar to IO/\overline{M} can identify various operations, but they are rarely used in small systems.

8085 MACHINE CYCLE STATUS AND CONTROL SIGNALS

Machine Cycle	IO/M	Stat	Control - Signals			
Machine Gy 022		S1	s0	51	gnais	
	0	1	1	$\overline{\overline{R}}\overline{D}$	=	0
Opcode Fetch	0	1	0	$\overline{\mathtt{RD}}$	=	0
Memory Read Memory write	0	0	1	WR	=	0
I/O Read	1	1	0	$\overline{\mathtt{RD}}$	=	0
I/O Write	1	0	1	WR	=	0
INTR Acknowledge	1	1	1	INTA	=	0
Halt	Z	0	0	RD, INTA		Z 1
Hold	Z	X	X			
Reset	Z	X	X			

CLOCK FREQUENCY:

X1, X2: Crystal is connected at these two pins. The frequency is internally divided by two ; therefore, to operate a system at 3 MHz, the crystal should have a frequency of 6 MHz.

INTERRUPTS AND EXTERNALLY INITIATED OPERATIONS:

The 8085 has got five interrupt signals that can be used to interrupt a program execution.

INTR Inter Request

This is used as a general purpose interrupt

RST 7.5

RST 6.5 Restart Interrupt

RST 5.5

These are vectored interrupts and transfer the program control to specific memory location. Among these three the priority order is 7.5, 6.5 and 5.5.

TRAP This is a non-maskable interrupt and has got the highest priority.

HOLD This signal indicates that a peripheral such as a DMA controller is requesting the use of address and data buses.

INTA This is an output signal and is used to acknowledge the interrupt.

HLDA Hold acknowledge. This signal acknowledges the

READY This is also an output signal. This signal is used to delay the microprocessor Read or Write.

cycles until a slow responding signal goes low, the microprocessor waits for an integral number of clock cycles until it goes high.

GENERATING CONTROL SIGNALS:

memory and for reading an input device, it is necessary to generate two different read signals one for memory and another for input. Similarly two separate write signals must be generated.

Fig. (4.1) shows that four different control signals are generated by combining $\overline{RD},\ \overline{WR}$ and IO/\overline{M}

ALU:

The Arithmatic logic unit (ALU) performs the computing functions, it includes the accumulator, the temporary register, the arithmetic and logic operations. The result is stored in the accumulator and flags are set or reset according to the result of operation. The descriptions and functions of the flags are as follows:

SIGN FLAG S:

After the execution of an arithmetic or logic operation, if bit D7 of the result is 1, the sign flag is set. This

flag is used with signal numbers. In a given byte, if D7 is 1, the number will be viewed as a negative number. If it is 0, the number will be considered as positive. In arithmetic operations with signed numbers, bit D7 is reserved for indicating the sign, and the remaining seven bits are used to represent the magnitude of a number.

ZERO FLAG (Z):

The Zero flag is set if the ALU operation results in 0, and the flag is reset if the result is not 0. This flag is modified by the results in the accumulator as well as in the other registers.

AUXILLARY CARRY FLAG (AC):

In an arithmetic operation, when a carry is generated by digit D3 and passed on to digit D4, the AC flag is set. The flag is used only internally for BCD operations, and is not available for the programmer to change the sequence of a program with a jump instruction.

PARITY FLAG (P):

After an arithmetic or logic operation, if the result has an even number of 1s, the flag is set. If it has an odd number of 1s, the flag is reset.

CARRY FLAG (CY):

If an arithmetic operation results in a carry the carry flag is set, otherwise it is reset.

EXECUTION:

The MPU places the memory address of the instruction of the address bus and it indicates the operation status on the status lines. MPU sends sthe MEMR signal to enable the memory, fetches the instruction byte and places it in the instruction decoder and also the MPU executes the instruction.

SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR [8085 A]:

- Single + 5V power supply.
- * 100% software compatible with 8080 A.
- * 1.3 micro seconds instruction cycle.
- * On chip system controller, advanced cycle status information available for large system control.
- * On chip clock generator (with external crystal, LC or RC Network.
- * Four Vectored interrupt inputs (one is non-maskable) plus an 8080 A compatible interrupt.
- * Serial In / Serial Out port.

- * Decimal, binary and double precision arithmetic.
- * Direct addressing capability to 64 k bytes of memory.

The 8085 A is complete 8 bit parallel central processing unit (CPU). Its instruction set is 100% software compatible with the 8080 A microprocessor, and it is designed to improve the present 8080 A's performance by higher system speed. Its high level of system integration allows a minimum system of three IC's [8085 A (CPU), 8156 (RAM/IO) and 8355/8755 A (ROM/PROM/IO) while maintaining total system expandability.

The 8085 A incorporates all of the features that the 8224 (clock generator) and 8228 (system controller) provided for the 8080 A, thereby offering a high level of system integration.

The 8085 A uses a multiplexed data bus. The address is split between the 8 bit address bus and the 8 bit data bus. The on - chip address latches of 8155/8156/8355/8755 A memory products allow a direct interface with the 8085 A.






Fig. \pm 2 The 8085A Microprocessor: Functional Block Diagram





THE 8253 (PROGRAMMABLE INTERVAL TIMER)

The 8253 programmable interval timer / counter is functionally similar to the software designed counters and timers. it generates accurate time delays and can be used for applications such as a real time clock, an event counter, a digital one-shot, a square wave generator, and a complex waveform generator.

The 8253 includes three identical 16-bit counters that can operate independently in any one of the six modes. It is packaged in a 24-pin DIP and requires a single +5V power supply. To operate a counter, a 16-bit count is loaded in its register and, on command, it begins to decrement the count until it reaches 0. At the end of the count, it generates a pulse that can count either in binary or. In addition, a count can be read by the M-PU while the counter is decrementing.

8253 includes three counters (0,1 and 2), a data bus buffer, Read/write control logic and a control register. Each counter has two input signals-clock and gate-and one OUTPUT signal-OUT.

DATA BUS BUFFER

This tri-state, 8 bit, bi-directional buffer is connected to the data bus of the MPU.

CONTROL LOGIC

The control section has five signals: RD (Read), \overline{WR} (Write) \overline{CS} (Chip Select), and the address lines AO and A1. In the peripheral I/O mode, the RD and WR signals are connected to \overline{IOR} and \overline{IoW} , respectively. In memory-mapped I/O, these are connected to \overline{MEMR} (Memory read) and \overline{MEMW} (Memory Write). Address lines AO and A1 of the MPU are usually connected to lines AO and A1 of the 8253 and CS is tied to a decoded address.

The control word register and counters are selected according to the signals on lines AO and A1 as shown below.

^A 1	A ₀	Selection
0	0	Counter 0
0	1	Counter 1
1	0	Counter 2
1	1	Comtrol Register

CONTROL WORD REGISTER

This register is accessed when lines A_0 and A_1 are at logic 1. It is used to write a command word which specifies the counter to be used, its mode and either a Read or write operation. Howver the control word register is not available for a Read Operation.

MODE

The 8253 can operate in six different modes. The gate of a counter is used either to disable or enable counting.

PROGRAMMING THE 8253

The 8253 can be programmed to provide various types of outputs through write operations, or to check a count while counting through Read operations. The details of these operations are given below.

WRITE OPERATIONS

To initialize a counter, the following steps are necessary.

- Write a control word into the control register.
- Load the low-order byte of a count in the counter register.
- 3. Load the high-order byte of a count in the counter register.

With a clock (maximum 2 MHz) and an appropriate gate signal to one of the counters the above steps should start the counter and provide appropriate output according to the control word.

READ OPERATIONS:

In some applications, especially in event counters, it is necessary to read the value of the count in progress. This can be done by either of two methods. One method involves reading a count after initialising (stopping) the counter to be read. The second method involves reading a count while the count is in progress. (Known as reading on the fly).

In the first method, counting is stopped (or initialised) by controlling the gate input or the clock input of the selected counter, and two I/O read operations are performed by the MPV. The first I/O operation reads the low-order byte, and the second I/O operations reads the high-order byte.

8253 CONTROL WORD FORMAT

	1 D	7 D6 D5	D4	D3	D2 D1 D0				
	S	С	R/L	М	С	COD O = 1 =	Bina	ıry	
D7	D6	Select	D5	D4	Read/	Д3	D2	D1	Mode
		Counter	0	0	Load Latch	0	0	0	Mode 0
0	0	0		1	Counter LSB only	0	0	1	Mode 1
0	1	1	0	_	Counter	X	1	0	Mode 2
1	0	2	1	0	MSB only	Λ			
1	1	Illegal	1	1	LSB first MSB next	Χ	1	1	Mode 3
1	_				MON GOVE	1	0	0	Mode 4
						1	0	1	Mode 5

GATE SETTINGS OF A COUNTER

Signal status Modes	/ Low or Going low	Rising	High
0	Disables counting	-	Enables Counting
1	-	1. Initiates Counting	
		2. Resets outp	ut ck -
2	1. Disables counting	1. Re loads Counter	Enables countin
	2. Sets output immediatelyhigh	2. Initiates counting	
3	1. Disables counting	Initiates counting	Enables Countir
	Sets output immediately high		
4	Disables counting	-	Enables Counti
5	-	Initiates counting	_

In the second method, an appropriate control word is written into the control register to latch a count in the input latch, and two I/O Read Operations are performed by the M.P.U.




FIG. 4.4 8253 Block Diagram

ADDRESS LOCATIONS

	ADDRESS
Counter 0	E0
Counter 1	E1
Counter 2	E2
Control register	E3

THE 8279 PROGRAMMABLE KEYBOARD / DISPLAY INTERFACE

The 8279 is a hardware approach to interfacing a matrix keyboard and a multiplexed display. The disadvantage of the software approach is that microprocessor is occupied for a considerable amount of time inchecking the keyboard and refreshing the display. The 8279 relieves the processor from these two tasks. The disadvantage of using 8279 is the cost. The trade-offs between the hardware approach and the software approach are the production cost vs the processor time and the software development cost.

The 8279 is a 40-pin device with two major segments.

Keyboard and display. The keyboard segment can be connected to a 64-contact key matrix. Key board entries are debounced

and stored in the internal FIFO memory. While an interrupt signal is generated with each entry. The display segment can provide a sixteen - character scanned display interface with such devices as LEDS. This segment has 16 x 8 R/W memory (RAM), which can be used to read/write information for display purposes. This display can be set up either in right-entry or left entry format. The block diagram shows four major sections of the 8279 key board, scan, display and MPU interface. The function of these sections are described below.

KEYBOARD SECTION:

This section has 8 lines (RL_{0} - RL_{7}) that can be connected to eight column of a keyboard, plus two additional Shift and CNTL/STB (Control/Strobe). The status of the shift key and the control key can be stored along with The keys are automatically debounced, and a key closure. the key board can operate in two modes two key lockout or N-key rollover. In the two-key lockout mode, if two keys are pressed almost simultaneously, only the first key is recog-In the N-key rollover mode, simultaneous keys are nized. recognised and their codes are stored in the internal buffer, it can also be set up so that no key is recognized until only one key remains pressed.

The key board section also includes 8 \times 8 FIFO RAM. The FIFO RAM consists of the eight key-board entries each is then read in the order of entries. The status logic keeps track of the number of entries and provides and IRQ. (Interrupt Request) signal when the FIFO is not empty.

SCAN SECTION

The Scan section has a Scan counter and four scan lines (SL_0 - SL_3). These four scan lines can be decoded using 4 to 16 decoder to generate sixteen lines for scanning. These lines can be connected to the rows of a matrix keyboard and the digit drivers of a multiplexed display.

DISPLAY SECTION:

The Display section has eight output lines divided into two groups AO - A3 and BO - B3. These lines can be used, either as a group of eight lines or as two groups of four in conjunction with the scan lines for a multiplexed display. The display can be blanked by using the BD line. This section includes 16×8 display RAM. The MPU can read from or write into any of these registers.

MPU INTERFACE SECTION:

This section includes eight bi-directional data lines (DBO - DB7) one Interrupt Request line (IRQ), and six lines for interfacing, including the buffer address line (AO).

words or status; when AO is low, signals are interpreted as control words or status; when AO is low, signals are interpreted as data. The IRO line goes high whenever data entries are stored in the FIFO. This signal is used to interrupt the MPU to indicate the availability of data.

PROGRAMMING THE 8279:

The 8279 is a complex device that can accept eight different commands to perform various function.

The initial commands can specify,

- Left of Right entry and key rollover.
- 2. Clock frequency Prescaler.
- 3. Starting address and incrementing mode of the FIFO RAM.
- 4. RAM address to read and write data and incrementing mode.
- 5. Blanking format.





FIG. 4.5 The 8279 Logic Block Diagram



िकि व 6 The 8279 Logic Pinout

6116:

As microprocessor operates at high speed the memory that the microprocessor access must be capable of operating at the speed of microprocessor. In earlier days of computers main memories were constructed from small iron doughnuts called magnetic cores. The modern use of magnetic core memory is limited to extremely specialised applications. To this day the main memory in computers is still often called core memory even though it has long since been replaced by IC memories.

Read/write main memory devices are called RAM's The RAM's are volatile memory devices. RAM's are used as temporary storage for programs and data loaded into the computer from mass memories.

There are two types of RAMs, static and dynamic RAMs. Once a bit of information is written into a static RAM no further action is required to assume that it is not lost Dynamic RAMs are constant from MOS capacitors. When a logic 1 is stored in a dynamic RAM cell, MOS capacitor is charged to a logic 1 level. When a logic 0 is stored in a dynamic RAM cell, a MOS capacitor is discharged to OV. All capacitors suffer from leakage current. In a matter of a few milliseconds the logic 1 stored on the MOS capacitor may discharge to a

logic O level. Because of these leakage it's discharge memories must be 'refreshed' at least once every few milliseconds. The refresh process will read the logic level stored in a MOS capacitor memory cell, and then rewrite it.

Because static RAMs do not require refreshing, they are often used in simple microprocessor applications, static RAMs have two major disadvantages.

- They are limited to small storage capacities. DFF require much space on the surface of an IC. This greatly limits the number of memory cells that can be integrated into a single chip. One or two circuit boards of static RAM must be used to achieve the same storage capacity of eight dynamic RAM IC's
- 2. Because more ICs are required to gain the same storage capacity, static RAMs, tend to consume great amounts of power. As power supplies grown in capacity, they also increase in price, size, weight.

These flipflops are organised in 2 k groups of 8. 6116 has 11 address pins $2^{11} = 2$ k unique memory location. There are 8 bi-directional pins. The data input output lines are buffered on the input and driven by three-state drivers on the output. This tells us that the input out lines are capable

of going to high Z. The power requirement is +5V and this makes it compatible with TTL and microprocessor circuitry. The control bus input are OE (Output Enable). WE (Write Enable) and CS (Chip Select) which are active low the read operation will occur when chip select and output enable are at active-low levels and the write enable input is at an inactive high level. The write operation will occur when both the chip select and write enable inputs are active low.

BUFFER:

Buffer is a logic circuit which amplifies the current or power. It has one input line and one output line. The logic level of the output is the same as that of the input, logical input provides logical 1 output. The buffer is used primarily to increase the driving capability of a logic circuit. It is also known as driver.

The buffer is commonly used to increase the driving capability of the data bus and address bus.

74LS244 is a tristate buffer which is known as bus driver, which is used to drive the address bus so it is a unidirectional buffer. 74LS245 is a bidirectional buffer, is also called as octal bus transceiver. This is used to drive data bus thus justifying its bidirectional driving capability.

DM54LS244/DM74LS244 Octal TRI-STATE® Buffers/Line Drivers/Line Receivers

General Description

These buffers/line drivers are designed to improve both the performance and PC board density of TRI-STATE buffers/drivers employed as memory-address drivers, clock drivers, and bus-oriented transmitters/receivers. Featuring 400 mV of hysteresis at each low current PNP data line line, they provide improved noise rejection and high fanout outputs and can be used to drive terminated lines down to 1330.

Features

- TRI-STATE outputs drive bus lines directly
- PNP inputs reduce DC loading on bus lines
- # Hysteresis at inputs improves noise margins
- Typical lot (sink current)
 54LS 12 mA
 74LS 24 mA
- Typical f_{OH} (source current) 54LS — 12 mA 74LS — 15 mA

- Typical propagation delay times inverting 10.5 ns
 Noninverting 12 ns
- Typical enable/disable time 18 ns
- Typical power dissipation (enabled) Inverting 130 mW
 Noninverting 135 mW

Absolute Maximum Ratings (Note 1)

Supply Voltage 7V input Voltage 7V Storage Temperature Range -65°C to 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" (able are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" (able will define the conditions for actual device operation.

Connection Diagram

Dual-In:Line Package VCC 2G 171 144 172 233 173 242 174 241 20 19 18 17 16 15 14 13 12 11 10 14 274 142 273 143 272 144 271 GNO TUF-8442 1 54S244 (J) 74S244 (N)

Function Table

Ğ	A	Υ
L	L	L
L	Н	н
Н	X	Z

L= Low Logic Level

H = High Logic Level

X = Either Low or High Logic Level

Z = High Impedance

DM54LS245/DM74LS245 TRI-STATE® Octal Bus Transceiver

General Description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (G) can be used to disable the device so that the buses are effectively isolated.

Features

- Bi-directional bus transceiver in a high-density 20-pin package
- TRI-STATE outputs drive bus lines directly
- PNP inputs reduce DC loading on bus lines
- Hysteresis at bus inputs improve noise margins
- Typical propagation delay times, port-to-port 8 ns
- Typical enable/disable times 17 ns

- I lot (sink current)
 - 54LS 12 mA 74LS 24 mA
- 1_{OH} (source current)
 54LS 12 mA
 74LS 15 mA

Absolute Maximum Ratings (Note 1)

Supply Voltage	
Input Voltage	
DIRorG	
A or B	
Storage Temperature Range	- 65*C to 1

7٧


5.5∨

- 65°C to 150°C

Note 1: The "Absolute Maximum Railings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" (able are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" (able will define the conditions for actual device operation:

Connection Diagram

Dual-In-Line Package



Function Table

Enable G	Direction Control DIR	Operation		
L	L	B data to A bus		
L.	H	A data to B bus		
Н	×	Isolation		

H = high fevel L = low level X = irrelevant

74LS139:

1ine decoders in a single package. The active low enable input can be used as a data line in demultiplexing applications. The decoder is fully buffered inputs, presenting only one normalised load to its driving circuit. All inputs are clamped with high performance schottky diode to suppress line-ringing and simplify system design. The delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible. The typical propagation delay is 21ns.

74LS373:

The eight latches of 74LS373 are transparent D-type latches meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

DM54LS138/DM74LS138, DM54LS139/DM74LS139 Decoders/Demultiplexers

General Description

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When used with high speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The LS138 decodes one-of-eight lines, based upon the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented with no external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The LS139 comprises two separate two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.

All of these decoders / demultiplexers feature fully buffered inputs, presenting only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and simplify system design

Features

- Designed specifically for high-speed: Memory decoders Data transmission systems
- LS138 3-to-8-line decoders incorporates 3 enable inputs to simplify cascading and/or data reception

. 0

- LS139 contains two fully independent 2-to-4-line decoders/demultiplexers
- Schottky clamped for high performance
- Typical propagation delay (3 levels of logic) LS138 21 ns LS139 21 ns
- Typical power dissipation LS 138 32 mW LS139 34 mW


Absolute Maximum Ratings (Note 1)

Supply Voltage 7 V Input Voltage Storage Temperature Range - 65°C to 150°C

Note it: The "Absolute Maximum Ratings" are those values beyond Note: 11 the "Appointe Maximum Hatings" are those values beyond which the safety of the device cannot be parameter that device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.


Connection Diagrams

Dual-in-Line Package



54LS138 (J) 74LS138 (N)

Dual-In-Line Package



54LS139 (J) 74LS139 (N)

DM54LS373/DM74LS373, DM54LS374/DM74LS374 TRI-STATE® Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

General Description

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the DM54/74LS373 are transparent D-type latches meaning that while the enable (G) is high the O outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

(Continued next page)

Features


- Choice of 8 Latches or 8 D-Type Flip-Flops in a Single Package
- TRI-STATE Bus-Driving Outputs
- Full Parallet-Access for Loading
- Bullered Control Inputs
- Clock, Enable Input Has Hysteresis to Improve Noise Rejection
- # P N-P Inputs Reduce D-C Loading on Data Lines

Absolute Maximum Ratings (Note 1)

Note 1. The "Absolute Maximum Ratings" are those values beyond which the selety of the device cannot be guaranteed. The device about not be operated at these limits. The parametric values defined in the Encincal Characteristics," table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will did not the conditions for actual device operation.

Connection Diagrams





2732A 32K (4K x 8) PRODUCTION AND UV ERASABLE PROMS

200 ns (2732A-2) Maximum Access Time ... HMOS*-E Technology

Compatible with High-Speed Microcontrollers and Microprocessors ... Zero WAIT State

(wo Line Control

10% V_{CC} Tolerance Available

- Low Current Requirement
 - -100 mA Active
 - -35 mA Standby
- Int_eligent Identifier™ Mode — Automatic Programming Operation
- Industry Standard Pinout ... JEDEC Approved 24 Pin Ceramic and Plastic Package


(See Packaging Spec. Order ₹221369)

The Intel 2732A is a 5V-only, 32,768-bit ultraviolet erasable (cerdip) Electrically Programmable Read-Only Memory (EPROM). The standard 2732A access time is 250 ns with speed selection (2732A-2) available at 200 ns. The access time is compatible with high performance microprocessors such as the 8 MHz iAPX 186. In these systems, the 2732A allows the microprocessor to operate without the addition of WAIT states.

The 2732A is currently available in two different package types. Cerdip packages provide flexibility in prototyping and R & D environments where reprogrammability is required. Plastic DIP EPROMs provide optimum cost effectiveness in production environments. Inventoried in the unprogrammed state, the P2732A is programmed quickly and efficiently when the need to change code arises. Costs incurred for new ROM masks or obsoleted ROM inventories are avoided. The tight package dimensional controls, inherent non-erasability, and high reliability of the P2732A make it the ideal component for these production applications.

An important 2732A feature is Output Enable (\overline{OE}) which is separate from the Chip Enable (\overline{CE}) control. The \overline{OE} control eliminates bus contention in microprocessor systems. The \overline{CE} is used by the 2732A to place it in a standby mode ($\overline{CE} = V_{IH}$) which reduces power consumption without increasing access time. The standby mode reduces the current requirement by 65%; the maximum active current is reduced from 100 mA to a

*HMOS is a patented process of Intel Corporation.



27128 27128A	2764 2764A 27C64 87C64	2716		2732A P2732		27 16	2764 2764A 27C64 87C64	
Vpp	Vpp			$\overline{}$	þ		Vcc	V _{CC}
A ₁₂	A ₁₂		9-	\bigcirc	 -		PGM	PGM
A7	A7	Α,	A, 🖂 i		24 Vcc	Vcc	N.C.	A ₁₃
As i	^₀	A ₆	A ₆ C] 2		23 🗀 🗛	A ₈	Aa	
A ₅	A ₅	A ₅	4 5 □ 3		22 5 49	Ag		۸e
A ₄	A ₄	A	4, 04		21 411	Vpp	A ₉	A ₉
Aβ	A3	A3	A3 C 5		20 5 ot / v,,	OE	ŠE	A11 OE
- A2	A ₂	A ₂	A, C 6		19 5 410	- 1		
Α,	Α,	A	지금,			A10	A10	A 10
A ₀	A ₀	Α,			18 🗗 दि	ĈĒ	ALE: CE	CE
00	00	02	- 1		17 🗀 07	0,	0,	07
01	0,	0,	° □ 3		16 🗁 06	05	05	ಿ
02	02	0,	°, ☐ '∘		15 🗁 05	.05	O ₅	05
GND	- 1	GND	02 🗖 11	7 1	14 3 04	0.	0.	0.
	3110	3 10	CMD [12		13 03	03	03	O ₃

 A0-A11
 Addresses

 CE
 Chip Enable

 OE/Vap
 Output Enable/Vap

 Og-O7
 Outputs

NOTE: 1 290081-2 Intel "Universal Site" compatible EPROM configurations are shown in the blocks adjacent to the 2732A pins.

Figure 2. Cerdip/Plastic DIP Pin Configuration

EXTENDED TEMPERATURE (EXPRESS) EPROMs

The Intel EXPRESS EPROM family is a series of electrically programmable read only memories which have received additional processing to enhance product characteristics. EXPRESS processing is available for several densities of EPROM, allowing the choice of appropriate memory size to match system applications. EXPRESS EPROM products are available with 168 ±8 hour, 125°C dynamic burn-in using Intel's standard bias configuration. This process exceeds or meets most industry specifications of burn-in. The standard EXPRESS EPROM operating temperature range is 0°C to 70°C. Extended operating temperature range (+40°C to +85°C) EXPRESS products are available. Like all Intel EPROMs, the EXPRESS EPROM family is inspected to 0.1°6 electrical AQL. This may allow the user to reduce or eliminate incoming inspection testing.

READ OPERATION

D.C. CHARACTERISTICS

Electrical Parameters of EXPRESS EPROM products are identical to standard EPROM parameters except for:

Sym-	Parameter	TD2732A LD2732A		Test	
		Min	Max	Conditions	
Isa	V _{CC} Standby Current (mA)		45	ČĒ = V _{1H} . ŎĒ = V _{1L}	
lcc,(1)	V _{CC} Active Current (mA)		150	OE = CE = VIC	
	V _{CC} Active Current at High Temperature (mA)		125	OE = CE = V _{IL} , Vpp = V _{CC} , T _{Ambient} = 85°C	

EXPRESS EPROM PRODUCT FAMILY

PRODUCT DEFINITONS

Type	Operating Temperature	Burn-In 125°C (
Q	0°C to +70°C	168 ±8
T	-40°C to +85°C	None
L	-40°C to +85°C	168 ±8

EXPRESS OPTIONS

2732A Versions

ZIJZA VEISIONS					
Packaging Options					
Speed Versions	Cerdip	Plastic 5			
-2	a				
STD	Q, T, L				
-3	Q	Ωr			
- 4	Q, T, L	1.74			
- 20	Q	-			
-25	. Q, T, L				
-30	Q				
-45	O, T, L				
		L			

NOTE:

1. Maximum current value is with outputs O₀ to O₇ unloaded.

