# Microprocessor Based Electronic Telephone Directory

### **Project Report**

0-1280

Submitted by

R. Rajesh Shankar

A. S. Manoj

M. Sandeep

Under the Guidance of

Miss. A. Vasuki, M.E.

SUBMITTED IN PARTIAL FULFILMENT OF THE REQUIREMENTS FOR
THE AWARD OF THE DEGREE OF BACHELOR OF ENGINEERING
IN ELECTRONICS AND COMMUNICATION ENGINEERING OF THE
BHARATHIAR UNIVERSITY



Department of Electronics and Communication Engineering

# Kumaraguru College of Technology

**Coimbatore - 641 006**APRIL 1993

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING KUMARAGURU COLLEGE OF TECHNIOLOGY

COIMBATORE - 641 006

#### CERTIFICATE

Name	Roll No
Register No	•••••
This is to bonofide award of PROCESSOR BASED ELECTRONIC TELEPI	
Done By	
Mr	••••••
In partial fulfilment of the	requirements of the award of
the Degree of Bachelor of En	gineering in Electronics and
Communication Engineering Branch of E	
During the year 1992 - 1993.	
Station : Coimbatore	
Date :	
Guide	Head of the Department
Submitted for University Exam	held on
Internal Examiner	External Examiner

**ACKNOWLEDGEMENT** 

We are greatly indebted to our Principal Major

T.S.RAMAMURTHY and the authorities of the College for

providing the facilities and assistance that was needed for

our project.

We owe a great debt to our beloved Professor

Mr.K.PALANISWAMI, ME., MIE., MCSI, MISTE, FIE TE., whose

insight into the creative aspects of education we have

attempted to reflect.

We equally wish to thank our guide Miss.A.VASUKI, ME.,

for her encouragement, guidance and advice.

We also thank one and all who helped us to complete

this project.

Date: 22.3.1993

R. RAJESH SHANKAR

N.S. MANOJ

M. SANDEEP

#### SYNOPSIS

This project has introduced the prototype electronic telephone directory to keep in touch with the advancement in technology.

This electronic telephone directory has got the facility to store the name and corresponding number of a particular person, company etc. The purpose of building this gadget is to make the process of storing and retrieving the number of a person easier. Directory is built around the 8085 Microprocessor because of facilities provided in this chip. The electronic memory is used for storing just as paper in book.

This project will be of use for person or company handling large amount of telephone numbers, which makes retrieval easier without any wear and tear or damage and saves valuable time.

#### **CONTENTS**

#### CHAPTER

1		INTRODUCTION
	1.1	Introduction
	1.2	Keyboard
	1.3	Display
	1.4	Computer Peripherals
	1.5	Project functioning
2		8085 MICROPROCESSOR AND PERIPHERAL
	2.1	Introduction
	2.2	8085 Microprocessor
	2.3	Input-Output Port
	2.4	Memory
		2.4.1 EPROM
		2.4.2 RAM
		2.4.3 OCTAL LATCH
		2.4.4 DECODER
	2.5	Input section
	2.6	BCD to Seven Segment Decoder

#### CHAPTER

3		GENERAL CIRCUIT DESCRIPTION
	3.1	Keyboard Description
	3.2	Display Description
4		PROJECT FUNCTIONING
5		CONCLUSION
6		SOFTWARE AND FLOW CHART
		BIBLIOGRAPHY
		APPENDIX

\* \* \* \* \*



## CHAPTER 1 INTRODUCTION



#### 1.1 General Introduction

It is long since the telephone has been introduced into the society. From then on the numbers have been stored or written down on a piece of paper or a book.

The directory is a small book which is always prone to getting misplaced, lost or getting torn in due course of time.

The electronic telephones and exchanges have been introduced and to keep in pace with the development we have introduced electronic telephone directory. This makes things much easier to saves valuable time. The user does not have to refer to the number he wants to dial. With the push of a button, the required number is obtained.

The electronic telephone directory is built around the 8085 Microprocessor because the chip provides facilities suitable for this application.

#### 1.2 Key Board

The Electronic telephone directory is provided with 30 keys, A.....Z, Read (Rd), Write (WR), load and digits (0....9). The names and numbers are loaded in and read whenever needed by using these keys. Two multiplexers (74150) are used to multiplex 15 keys each to scan for key pressing.

#### 1.3 Display

Eight seven segment displays (dynamic type) are used for displaying the number retrieved while reading. In order to drive the seven segment display, BCD to seven segment decoder (4511) is used. Decoder uses latch enable pin to store and blanking pin to turnoff the display. The display is achieved by the phenomenon of persistance of vision.

#### 1.4 <u>Computer Peripheral Connections</u>

The input-output port is provided by 8155. 8155 has a static RAM, TIMER and three ports for input and output for interfacing keyboard & display.

Other peripheral connections are the EPROM 2732 with 4K memory and a 2K RAM 6116. The latch is provided by 74373 for latching the lower order address available on the multiplexed data bus.

#### 1.5 Project functioning

Circuit is made to function by connecting the power supply. The program looks for load key to be pressed. Upon pressing this key, the scan code is send to the microprocessor and the program waits for alphabatical input. This is indicated by display of 'S'.

When the alphabet characters are keyed in two 'S' are displayed. Now the corresponding number of the person is keyed in. The end of numerical character input denotes a tripple 'S'. Now the load key has to be pressed in order to perform the next desired operation.

#### CHAPTER 2

#### 8085 MICROPROCESSOR AND PERIPHERALS

#### 2.1 Introduction

This chapter deals with the 8085 microprocessor and its peripheral connections. 8085 is an eight bit general purpose microprocessor capable of addressing 64K of memory.

The peripheral connections include memory chips.

EPROM 2732 is a 24 pin chip with 32K i.e. 4K x 3 bit memory. It is completely static and operates at 5 volts power supply.

RAM 6116: This is 2K RAM capable of working at high speeds. This RAM is a 2048  $\times$  8 bit (CMOS). It needs 5 volts power supply.

Octal Latch 74373 is to provide latched address to RAM and EPROM.

8155 is a programmable I/O device which is used by the 8085 microprocessor to access key board and display. It acts as programmable I/O interface.

<u>Multiplexer 74150</u> is a 16 line multiplexing unit. It is also supplied with 4 line scan input signal.

BCD to seven segment decder 4511: It is a 16 pin chip with 4 pin input for BCD. It converts the BCD signal into seven segment code for the display.

#### 2.2 Microprocessor 8085

8085 microprocessor is an 8 bit general purpose microprocessor capable of addressing 64K of memory. The device has 40 pins, requires a +5V single power supply and a clock signal of 3.072 MHz. The clock is generated internally in the microprocessor by connecting a 6.144 MHz crystal at the pins X1, X2.

The signals are classified into 6 groups (Fig. 2.1)

- Address bus
- 2. Data bus
- 3. Control and status signals
- 4. Power supply and frequency signals
- 5. Interrupts and peripheral initiated signals and
- 6. Serial I/O Ports.

The address bus comprises of 8 signal lines  ${\rm A}_8$  -  ${\rm A}_{15}$  which are unidirectional, used as high order address bus.

The multiplexed address/data bus is also a set of 8 signal lines  ${\rm AD}_0$  -  ${\rm AD}_7$  which are bidirectional, they serve a

### 8085 - PIN CONNECTIONS




fig 2.1

dual purpose. They are used as the low-order address bus as well as the data bus. In an instruction execution, during the earlier part of the cycle, these lines are used as low-order address bus. During the later part of the cycle, these lines are used as the data bus. The process is known as multiplexing of the bus. They can be separated using a latch.

The control and status signals include 2 control signals  $\overline{RD}$  and  $\overline{WR}$ , 3 status signals  $\overline{I0/M}$ ,  $S_1$  and  $S_0$  to identify the name of operation and one special signal ALE to latch the low order address bits.

Power supply and clock frequency:

Vcc : + 5 Volts

Vss : Ground Reference

X1 & X2 : A crystal (or RC, LC network) is connected

between these 2 pins. The frequency is inter
nally divided by 2. To operate the system at

3.072 MHz, the crystal should have 6.144 Mhz.

CLK (OUT) : Clock autput. This can be used as a clock to clock other devices.

#### Interrupts and Externally initiated operation:

It has 5 interrupt signals.

INTR - Interrupt Request - Input

INTA - Interrupt Acknowledge - Output

#### Externally initiated:

HDLD - Input

READY - Input

RESET - Input

#### RESTART Interrupt Signals

RST 5.5 ]-

RST 6.5 ]- Inputs

RST 7.5 ]-

HLDA - Hold Acknowledge - Output

#### Serial I/o Ports:

For serial transmission implementation,

SID - Serial Input Data

SOD - Serial Output Data

#### 2.3 Input-Output Port

#### 8155 Programmable Input-Output device:

The circuit uses the 8155 programmable input-output device which is used between the 8085 microprocessor and the keyboard and display set up. The 8155 acts as the programmable interface between the microprocessor and the I/O section.

8155 is used between the 8085 microprocessor and the external devices. These external devices in this case are the keyboard and the 7 segment display unit. The interface is done with the help of the ports of 8155.

The 3 different sets of lines are classified as the ports of 8155. They are:

PORT A - 
$$PA_0$$
 -  $PA_7$  -  $I/0$ 

PORT B - 
$$PB_0$$
 -  $PB_7$  -  $I/0$ 

PORT C - 
$$PC_0$$
 -  $PC_5$  -  $I/0$ 

Thus we see all the 3 ports can be used either as input or as output port. The control word determines, which port should be input and which one should be the output

# 8155 - PROGRAMMABLE I/O INTERFACE




fig 2.2

port. After defining the control word, it is also possible for us to change the definition by just giving another control word.

The 8155 as shown in the figure 2.2 , has 40 pins. Among these 8 are Address/Data lines defined by  ${\rm AD}_0$  -  ${\rm AD}_7$ . These lines take care of the key press scan line signals' defined by the software. These 8 lines are connected with the  ${\rm AD}_0$  -  ${\rm AD}_7$  lines of the microprocessor.

Here we have used the ports in the following manner.

Port A - 0/P

Port B - 0/P

Port C - I/P

The Port B used as the output port is used to enable the 7 segment display drivers (8 in number). The port A is used for the scan code delivery. The Port C is used to look for which of the key press code appears through the Z pin of the 74150 multiplexers. Since only 2 multiplexers are being used only  $PC_0$  and  $PC_1$  lines are used for this purpose.

The Port B output signals are accordingly set with respect to which of the 8 seven segment displays should be driven to display the particular digit. This being determined by the 4 bit 8241 code sent to the 4511 BCD - 7 segment driver.

#### 2.4 Memory

The peripheral connections include two memory chips.

#### 2.4.1 EPROM 2732 (Fig. 2.3)

This is a 24 pin, 32K i.e.  $(4K \times 8 \text{ bit})$  Jltraviolet Erasable PROM. It is completely static, operating at +5V single power supply. It has simple programming requirements of


- 1. Single location programming
- 2. Programs with one 50 ms Pulse

In this circuit, to store the software this EPROM is being used. The fast access time capability of this EPROM is also of mentionable importance.

Upon switching ON the system, the EPRCM chip is enabled and the execution of the stored software takes place.

Upon each and every step of execution, the EPROM is addressed to and it takes care of whatever is to be done according to the different parameters, say flags etc. Say when in the read operation, a non existing name is asked for, the software in EPROM takes care of blanking out the display.

### 2732-UV-ERASABLE EPROM



ftg 2.3

#### 2.4.2 The RAM 6116

This is a 2K RAM capable of working at high speeds. The fastest access time are 120 ns/150 ns/200 ns (Max.). 6116 RAM is a 2048 word x 8 bit CMOS RAM. The Vcc supply is of +5 V single power supply (fig 2.4).

The output lines of the octal latch is connected to the  $A_0$  -  $A_7$  and the  $A_8$ ,  $A_9$ ,  $A_{10}$  of 8085 are connected to  $A_8$  -  $A_{10}$  of 6116 RAM. Thus a 11 line address can accomodate a 2K address location. So according to the location being addressed, the RAM registers the data while a write operation and takes data and passes the data if present on to the data lines via the I/o lines.

The operation of this RAM is enabled by the CS (Chip Select) line. Given to this is a low signal, from the 1 of 8 decoder output.

### 6116 - 2K STATIC RAM




fig 2.4

#### Octal Latch: 74373

This chip is used to pass on the address to the RAM and EPROM. Whenever a key press is encountered, the address lines  $AD_0$  -  $AD_7$  of Microprocessor are set with the particular address. On being a valid address, the microprocessor enables the latch enable signal ie output enable  $(\overline{OE})$  an active low  $\{fig 2.5\}$ .

When this is activated, the input and the output lines are connected virtually and the address on the lines  $I_0 - I_7$  are transferred on to  $0_0 - 0_7$  of the latch. After this, the enable signal is taken off ie.,  $\overline{OE}$  is made 1. Thus any other address won't be transferred until the next enable signal is given by the microprocessor.

This transferred address is made available at the  ${\rm A}_{0}$  .-  ${\rm A}_{7}$  of the RAM 6116.

Internally these latches have D flip-flcps.

### 74373 - OCTAL LATCH




fig 2.5

#### 2.4.3. 74138 - 1 of 8 Decoder

This is used to generate chip enable signals to the EPROM, RAM etc. According to the inputs provided to this, we have either a high or a low at the pins  $0_0$  to  $0_7$ . The inputs are at pins  $A_0$ ,  $A_1$  &  $A_2$  and to  $E_1$  and  $E_2$  (fig  $2 \cdot \ell$ ).

Chip enable signals given are  $\theta_0$  to 2732 and  $\theta_1$  to 6116.

This chip enable of 8155 is also a low signal. The  $A_{15}$  line of microprocessor 8085 is 'NOT' - ed and given to  $\overline{\text{CS}}$  of 8155(2.6.2)

### 74138 - 1-0F-8 DECODER.




fig 2.6.1

### 7404 - HEX INVERTER




fig 2.6.2

#### 2.5 Input section

The keyboard section comprises of 30 different keys and the multiplexer unit. The keys are "press to ON" type. The multiplexer unit has two 74150 chips.

#### 2.5.1 Multiplexer

These 74150 multiplexer are sixteen line multiplexing units. So a maximum of 16 keys can be connected to a single multiplexer. The actual circuit uses only 28 keys. To the first multiplexer are connected a set of 16 keys. The rest 12 are connected to the second multiplexer (fig 2.7)

The multiplexer also is supplied with a 4 line, scan input signal. It ranges from 0000 to 1111. These are connected to lines  $S_0 - S_3$ . These are connected to lines  $S_0 - S_3$  of each multiplexer. Thus a total of 8 line scanning is given by the 8155 through its Port A of which  $PA_0 - PA_3$  are connected to Multiplexer-1 and  $PA_4 - PA_7$  to the multiplexer - 2.

The scanning code actually follows the sequence. When a scan signal scans the first multiplexer, the other multiplexer's scan signal is kept constant. That is:

### 74150 - MULTIPLEXER




fig 2.7

Initially the lines  $PA_0 - PA_3$  are made 1111 and the other 4 lines are  $PA_4 - PA_7$  are continuously varied from 0000 to 1100. This scans the rest of the keys (12) connected to the 2nd multiplexer. The above procedure is repeated until a key press is met with.

#### 2.6 4511 BCD to seven segment decoder

The chip 4511 has 4 pin input for BCD which is fed to pins 7,1,2 and 6. The chip converts the BCD and makes the corresponding display segments glow. It functions like 4 bit storage latch, a 8421 BCD to seven segment decoder, and an output drive with capability to source upto 25 mA. Latch enable pin of 4511 stores BCD code and blanking turns of the display(fig 2.8).

Its application includes counter, display drivers, seven segment decimal display and various clock, watch and timer users.

# 4-511 - BCD To 7 SEGMENT LATCH/DECODER/DRIVER




fig 2.8






fig 3. BLOCK DIAGRAM





#### CHAPTER 3

#### GENERAL CIRCUIT DESCRIPTION

#### 3.3.1 Keyboard Description

In the circuit of this project we have a key board which contains thirty keys. These keys are connected to two multiplexers (74150). Each multiplexer is connected to 16 switches. The output of the multiplexer are connected to the Port A low of 8155 which acts as an input to the microprocessor.

The Port A of 8155 is connected to the select lines of the multiplexers the lines  $PA_0 - PA_3$  is connected to one multiplexer and the lines  $PA_4 - PA_7$  is connected to next multiplexer.

Now the data from the key board is taken as follows: The lines  $PA_0 - PA_3$  are made 1111 and the next four lines  $PA_4 - PA_7$  are varied continuously from 0000 to 1110. These act as the address of the first fifteen keys. The address of the next fifteen keys is taken by interchanging the process. That is first four lines are varied continuously from 0000

to 1110 and the next four lines are kept constantly at 1111. This process is repeated continuously with the help of a software programme. The output of the multiplexer which are connected to the Port C low of 8155 is checked. If the output (i.e.  $PC_0$  and  $PC_1$ ) is not zero that means the key corresponding to the address which is correctly on port A is not pressed. If it is zero that means it is pressed.

If the process of changing the addresses of both multiplexers is finished and no key is pressed the process of address generation is repeated continuously till any of the thirty keys is pressed.

If in between the cycle of address generation any key is pressed the cycle terminated and it stores the address of the key as its corresponding code.

#### 3.3.2 Display Description:

The display of the telephone number is done by the seven segment display. This display is a dynamic type of display. The data available on the lines of Port C PC<sub>4</sub> - PC<sub>7</sub>. This data is given on the input lines of all the 4511 decoder drivers at a time parallely.

The display is done as follows: The addressing of the decoders is controlled by the eight lines of Port B of 8155. At a particular given time only on 4511 chip is enabled which gives the data on the seven segment display. Now this chip is disabled and the data is changed and the next 4511 is enabled sequentially. This procedure is repeated using the Port B output.

The process is repeated so fast that due to human persistance of vision. The display on the seven segment displays looks as if it is constantly glowing. This process is repeated till the key load is pressed.

### CHAPTER 4

### PROJECT FUNCTIONING

The circuit begins to function with the connection of power supply. The circuit scans the key board which makes all operations stand still. If the system is to be used the load key is pressed. The software initially looks for this key press, until this key is pressed system shows no response if other keys are pressed. When load key is pressed a 0 is displayed expecting a name entry. The load key press sends corresponding scan code to the microprocessor for eg. keys from 0 to 15 will have varying scan code starting from

0000	0000
0000	0001
0000	1111

Always the circuit will be scanning these codes. From 16th key to 30th key will have code like given below:

0001	1111
0010	1111
• •	• •
• •	• •
1111	1111

When the load key is pressed the corresponding code of the key is passed on to the microprocessor through peripheral connections.

After this the scan code of this key is send to the microprocessor and the program waits for the alphabetical input. This is indicated by the display of a single 'S'.

If the alphabets (names) are fed in, one by one the character count is shown on the display, while the characters are being stored temporarily. Once when this feeding is over, it displays a double 'S', indicating end of name feed.

Now it waits for either a write or read key press. If it is write key, the number feed is expected one by one the number is fed in simultaneously, the number of numerical input being counted. Once that is completed, the name & number are passed on the input bus of RAM and are stored. This is indicated by a triple 'S'.

When the write key is pressed, inside the circuit the WR line is enabled and location is addressed to microprocessor. In the display when name is given the character inputs are counted. In present condition four alphabets can be fed in. These alphabets may be a short form of a person's name. After the fourth alphabet is keyed in two 'S' are displayed which indicates the alphabet entry is completed. Once the corresponding number of the person is keyed in triple 'S' is displayed indicating the end of numerical character input.

with the end of numerical character key input the name and number from static memory of 8085 is passed onto the 6116 (RAM) bit by bit serially and thus is written in the RAM.

During a write operation the number is written to that location where it is addressed to. When the number is being given a one is displayed showing numeric input. In case if bit by bit matching is found during write operation, it over write the data previously stored.

During read key press, the RD line is enabled and program commands the microprocessor to pass on the address to the checking sequence. When the bit by bit matching meets with a 100% match then the program makes the transfer of the number from that location on to microprocessor. This data is then passed on to 8155 to be displayed on the display network. If a match is not obtained the circuit blanks of the display.

After all these operations the circuit expects the press of the load key. Now the circuit is ready for read or write operation. If another number is to be fed into the circuit above procedures are repeated. If the user is interested in finding out a number of a person the read routine is performed.

### CHAPTER 5

### CONCLUSION

Electronic Telephone Directory is a handy device which can be operated easily. This proto type can store about 200 numbers. The memory capacity can be increased, if desired. There are many limitations to the project. While writing or reading, the name will not be displayed, only the number of characters in the name is displayed. The solutions to this limitations is the use of 14 segment display.

No battery back up is given which makes data erased when power supply is switched off.

Overcoming these limitations will make this project a grand success.

```
,0000 310081 MAIN: LXI SP, 3100H
  0003 AF
                        XRA A
 0004 320980
                                       STA 8009H
  0007 CD4100
                      BEGIN: CALL BLKDISFTBL
   000A CD5A01
                                      CALL DISPLAY
 7000D 3E05
                                         MVI A. OSH
 000F 320080
                                          5TA 8000H
   0012 CD5A01
                                         CALL DISPLAY
   0015 CD4F00
                                          CALL SCANSTART
   0018 3E05
                                       MVI A, OSH
  001A 320180
                                         STA 8001H
 001D CD5A01
                                          CALL DISPLAY
  0020 CD6A00
                                          CALL SCANARE
0023 3E05
                                          MVI A. OSH
  0025 320280
                                          STA 8002H
   0028 CD5A01.
                                          CALL DISPLAY
   002B CDDB00
                                         CALL SCANRW
   002E 3A0880
                                         LDA BOOSH
                                        CFI OBOH
   0031 FEB0
   0033 000601
                                         CZ READ
   0036 3A0880
                                       LDA 8008H
   0039 FECO
                                         CPI OCOH
   003B CC9B01
                                          CZ WRITE
   003E C30700
                                          JMP BEGIN
 0041 210080 BLKDISPTBL: LXI H, BOOCH
  0044 3E0A MVI H, 577
0046 0608
0048 77 XXX1: MOV M, A
1NX
                               MVI A, OAH
                                       MVI B, OSH
   0049 23
004A 05
                                   INX H
                                       DOR B
   004B C24800
                                        - JMZ XXX1
   004E C9
                                          RET

      004F 3E03
      SCANSTART:
      MVI A, O3H

      0051 D380
      DUT 80H

      0053 3EE0
      XXX2:
      MVI A, OE0H

   0055 D382
                                      DUT BIH
   0057 DB83
0059 E620
                                          IN 83H
                              ANI OOIOOOOB
  005B CA5300
                                JZ XXX2 .
                           LOGF: MVI A. CECH
   OOSE SEEO
   0060 D382
                                     OUT 82H
   0062 DB83
                                          IN SEH
                              ANI 00100000B
  0064 E620
   0044 C25E00
                                         JNZ LOOP
   0069 09
                                          RET
   006A F5
                    SCANAME: PUSH PSW
                                 FUSH B
   006B C5
   006C D5
                                          PUSH D
   004D E5
                                          PUSH H
                                          MVI C, 04H
   006E 0E04
   0070 1600
                                         MVI D, OOH,
                   XXX5: MVI E, 11H
   0072 1E11
                       MVI B, 10H -
EXI H, 8010H -
XXXI: HVI A, 60H
OUT 865 *
   0074 0610
   0076 211080
   0079 3E03
   007B 0380 1
```

```
0070-05
                                                   JEFF ₿
                                                    SCR E
  907E (D
                                            22 XXX4
  007 CASF 00
0081 78
                                                  MOV ALD
                                                    001 NAH
1 808
  acus ataz
  0093 0232
0085 2583
0087 2517
0087 2517
0088 1575
0088 1575
0088 1575
0088 1575
0088 1575
                                          461 (20, 2010)

12 875

336 (200)

-244: MV. C. (666

-4 ( 6. 244)
                                  1091 JAM240
Java 18
                                                          U. X3-2
                                                          Mark Skill
                                                          AGU A
   JUS9-67
                                                          \mathcal{G}(\Sigma) \neq -2
   Japan S.T.
                                                           1. 1 A
   0098 80
                                                           AJD A
   9792 ST
                                                           6.11 61
   007D 0082
                                                           H. 334
   004 005
004 EA24
044 0A - 30
044 4
                                                           \omega_{i}(t_{i},t_{i}) = \zeta_{i}(t_{i},t_{i}) + \zeta_{i}(t_{i},t_{i}) + \zeta_{i}(t_{i},t_{i})
                                         talle de text la Eller
   i jir saž
                                                           ADD A
   JOAE L.
                                                            oct A
    DDA7 8.
                                                           .3D .
.25 b.A
   OURA 67
   ( )AT 4T
                                                            DUT BI
   O AL DOS.
- AL DBUD
                                                            The second of
                                                           414. 00.100.00 A
54.1 LC 392
88. 332
   0084 1020
008: 1018600
0085 036100
0088 78
                                 _.30F 2 :
                                               0.00 025
    0089 DC62
                                                           : 377 in
    0087 0887
0081 EL10
008F 028800
0002 7D
0000 91
                                             80.00 OC 1778
                                                           INZ LOOPZ
                                               .2: HOW A,L
                                                      sus c
                                                            HOV L.A.
    0004 6F
    ⇔05 78
                                                            MOV M.A
    0006 77
                                             INR D
    აი∈7 14
                                                            MOV ALL
    0008 7A
                                                            STA 8007H
    0009 320780
                                                             IALL DISPLAY
    0058 CD5601
                                              DALL DELAY
    000F 005502
                                                             DOR C
     . 002 OD
                                                             UNIZ XXE
     0053 C27200
                                                            Fir H
     CODA E:
                                                            nda d
Boh B
     JODE 01
                                                             POP JSW
     0009 F1
                                               RET
     JODA CS
                               SCANRW: MV1 A, GTH
OUT BOH
     OODD D380
                                               MVI A, ÓBOH
MSV B,A
                                    XXXA:
      CODE SEBO
     0021 47
00E2 L382
                                                             515 614
                                                             154 BSH -
      Ç⊖E4 DB83
                                               -PAI 00100000E
      00E0 E620
00E3 02F700
                                                             JMZ LOUP4
                                                              MV1 A, ODOH
      JOUEB SECO
                                                             MGW B.A
82H
      00ED 47
                                                              IN 838
      0050 0883
                                      ANI (000011008
77
      ⊸≎F2 E610
                                                             JZ t Xe
      cor4 CADECO
                                 LCD94: MOV A.B
      1947 78
```

```
TIDE 31 (1) 42 11
                                         <u>ರರ್ಷ ಚರ್</u>ಷ-
-04 A DD93
                                             DN E Met
                                 A - 5100000
10FI 5520
                                             21. LUC
(C) A. 3
OCHE CERTOL
0001 020880
0101 320880
0105 00
                                             Uha evas
Res
0106 CD4100
1109 ME00
3106 B20080
5106 CD5A01
                         Homes A. D. DEISETH
                                       MNI 4., 108.
STA BOOCH
                                          IALL Dil-,-
                                         LDA BOORK
.101 360980
                                         200 200
281 000
0114 4F
0115 8600
                                          JZ GRROWS
9017 CABAC.
01.A 210040
011D 79
                                            00000: 18. 4.8
17A 3006H
0121 CD5AC
                                         0124 110080
 127 0504
111 / EB
                              2 . . . . . . . . . . . .
71. . 7E
6 15 YE
100 BE
                                         100 July 6
                                             zülse
                                             INE TO
INCLUDENT
 REPOSET
0130 20
0:32 01
                                             1.1.3 F
                                             les b
Don S
D153 CARBUT
                                              3 PREDICELA.
0106 CZ250 c
                                              JINE TYNET
0139 00
                         14L.01a 30F
0136 CA8601
                                         JZ EUROAL
0130 110800
                                             DAI D. DOIGH
1: 19
C:4: 7D
O:42 80
C:40 3F
                                             10V Å,_
3DD ≥ *
                                             MOV LAA
0144 70
0145 DEGO
0147 67
                                             MOV A.:
                                             401:00H
                                             MOV Lym
0:48 C31D01
                                             IME EXSE
0150 7E
015: EB
0152 77
                                          BSV A,3
                                             XCHG
                                             MOV M.A
0153 EB
                                             XCHG
0154 1B
                                             DEX D
0155 23
                                              INX H
0156 05
                                             DOR B
0157 C25001
                                             JMZ YYYS
                            D SPLAY:
CL5A F5
                                        PUSH PSW
                                         PUSH B
OISE CS
                                          PLSH D
F150 D5
015D E5
                                             PUSH A
013E JE0F
                                         MVI A. OFH
0140 DC80
                                        ошт вон
0162 117F00
                     LXI D. 1007F()
D.*AR: EXI H. 8000A
0165 210080
0168 1B
                                         D KOC
                                             MCV A,6
318⊖ BR
                                             DRA I
                                             JZ 7777
MV1 C, 09 /
MV1 B, 01H
0168 CA8501
0160 0E09
0170 0601
0172 7E
0171 D383
                                       MOV A,M
                               XXX9:
                                         OUT 83H
0175 78
0176 0381
                                         MOV A,B
 479 87
                                             ann a s
```

```
muvi svaří i ve
0179 47
                                             DEN I
Julyana
317A UD
017B CA6501
017E 23
017F CD5502
                                   14 (12 (18 )) :
(289 (30)) 3 (1
0182 037201
                                    7 (1 h
                          7 Y Y
0185 E:
0 35 EX
013 C1
                                               OF E
. . . 8 . . .
                                              F(F)
 3.29 09
                                         MV, B. SEH
INC H. BUIDH
BUIDH SE
                               Catabal,
 164 0508
164 0808
(.80 210080
0197 3800
019, 77
0 42 23
+193:05
                                          MCV Saf
                                   1 Y Z X H
                                           111 3
                                            DOF L
                                             JNN ARKK
MAL DISERF
-154 C19101
7197 CD5A01
ностин СР
                        MARCEE LAND ELADISTIE
 (198 CD4100
                                      M^{\prime\prime}(1-6)=92\,\mathrm{m}
019E 3E01
U:A0 320080
                                           STA BOOKE
                                            CALL DIBPLA.
01A3 CD5A01
01A6 CD5301
                                           LACL OCALUM
                                   0149 3A0980
                                              ::C' C, A '
 LIAC 4F
OTAL FEOC
                                   281 JUN
                                  EFRONDA
EX FIRST
EXI H, 4000 5
EXIB: EXI D BOCCH
EVI B. 04H
 0182 210040
0185 110080
 01BB 0a04
                                          s Chile
 0.80 EB
0188 7E
                                   XKXC:
                                           MOV A.F
                                                XCEG
 OIBC EB
                                                CMP h
 CIBD BE
                                                UNZ NEXTI
 DibE C2CA01
                                                INX H
 0101 23
                                                INX D
 0102 13
                                                DOR B
 0103 05
                                                JZ STORE
 0104 CA3D01
 0107 C3BA01
                                                JMP XXXC
                              WEXT1: DOR C
 OLCA OD
                                           JI STORE1
 010B CA2C02
 01CE 79
                                               MOV A.C
                                                -STA 8006E
  DICF 320680
01D2 CD501
                                  CALL DISPLAY /
                                                LAI D. OLOEM
  01D5 110800
                                                 DAD D
  0108 17
                                                 MOV A.L
  01D9 7D
                                                 ⊣⊒Ю В
  OBBACIO
  OIDE OF
                                                 MOV L.A
                                                 707 A H
  0100 7C
                                                 ACI JOH
  JIDE CEOC
  01DF 67
                                                 MOV BLA
                                                 JMF XXXI
  01E0 C3B501
                       SCANOM, PUSHIPSW
  0183 65
                                         PUSH E
  DIE4 CS 9
                                           PUSH D
  01E5 D5 (
                                               PUSH F
  0166 65
0167 211080
                                              LXI H, 8010F
MVI C, CSH
  OSEA GEOS
                                 EXI E. 8007H
SEMNI: D. L DISPLAY
MVI A, JOH
  0;EC 110780
  01EF CD5A01
01F2 3E03
                                  SCAN2: MOV A,B
  01F4 D380
  01F6 060A
  01F8 78
  OLES FEOD
                                           UPI 008
```

```
The state of the s
                                                                                                    001 107 127 12
001 14
502 14 8
1F1 54
01FF 78
                                                                                                                out Sin
0200 D382
                                                                                                                14 8 3
0202 DBS3
                                                                             A : 000 1200 5
0204 £610
                                                                          :Z :
.00:5: MG. A.E
                                                                                                               : Z - 300 ...
0208 CAFGO:
9209 TB
                                                                             201 32H
  -20 % PBJ2
                                                                                                              11 836
01 0 1/383
3201 E610
                                                                                   HM: 000150005
                                                                                                 INVESTIGATION
D2:0 020902
                                                                                                                 MO: A:=
 G113 78
 1214 77
                                                                                                                  LHC
 9215 EB
                                                                                                                 Mor Musik
 0218
                                                                                                                  XCH6
 0217 EB
                                                                                                                  IND H
 0213 23
0219 1B
                                                                                                                  DOX D
                                                                                                                  DOR O
 QC:A OD
                                                                                                                  JNZ SCAP1
 0215 C2EF01
 OLIE EL
                                                                                                                  Fig. 5
  COLF D1
                                                                                                                 Pan b
  6220 11
                                                                                                                 POP FEW
  022: F1
022: 09
                                                                                                                  FET
                                                           FIRST: LALL BLADISPIBL
   0223 CD4100
                                                                                                   LX1 E. 4004B
   0226 210440
                                                                                                                   JMP STOREL
   0229 033002
                                                      ETOREI: LXI B, 0010H
   022E 011000
022F 09
                                                                                                    DAD B
                                                                           STORE2: LDA 8009H
   0230 3A0980
                                                                                                                   STA BOOKH
   0233 320680
                                                                                                                   CALL DISFLAN
   0236 CD5A01
                                                                                                                    INR A
   0239 30
   023A 320980
023D 7D
                                                                                                                    STA 8009E
                                                                               STORE: MOV A,L
                                                                                                                    SUI 04H
   023E D604
                                                                                                                    MOV A.A
   0240 6F
   0241 70
0142 DE00
                                                                                                                    SBL JJH
                                                                                                                    Phillips Program
    0244 67
                                                                                                          ev. B. JCH
LXI B. BOJCH
    0245 0600
    0247 110080
                                                                                                        XLHG
                                                                               STURES
    O24A EB
                                                                                                         MOV A,M
    024B 7E
024C EB
                                                                                                                   XCHG
                                                                                                                     MOV M,A
     024D 77
    024E 23
024F 13
                                                                                                                    INX H
                                                                                                                      INX D
                                                                                                                     DOR E
     0250 05
                                                                                                                      SNZ STORED T
     0251 024602
                                                                                                                      RE"
     0254 89
                                                                 DELAY: FUSH PSW
     0255 F5
     0256 C5
0257 D5
                                                                                      Fill B
                                                                                                                   PUSH D
                                                                                                            H H2U9
      0258 E5
                                                                                                                    LXI H, GOGFFE
     0259 21FF00
025C 2B
025D 7C
                                                                                      XXYY: DCX H
                                                                                                          MOV A.B
                                                                                                           CRA _
      025E B5
                                                                                                                      JAZ XXYZ
POP H
      025F 025C02
      0242 E1
                                                                                                                      POP D
      0263 D1
                                                                                                                      POF B
      0264 C1
0265 F1
                                                                                                                      FOR PSV
      0266 09
```

END





fig 6.1. MAIN ROUTINE.






fig 6.2. WRITE SUBROUTINE.




fig 6.3. READ SUBROUTINE.




fig 6.4. DISPLAY SUBRECT NE.

### <u>BIBLIOGRAPHY</u>

- ADITYA P. MATHUR Introduction to Microprocessor, Tata Mcgraw Hill
- 2. RAMESH S.GOANKAR Microprocessor, Architecture,
  Programming and application with the
  8085/8080 A. Wiley Eastern Ltd.
- 3. NIKITAS
  A. ALEXANDRIDIS Microprocessor System design concepts
  Galgotia Publication, New Delhi.1984
- 4. PEATMAN J.B. Microprocessor Based design Mcgraw Hill, 1977.
- 5. HALL V.D. Microprocessor & digital systems
  Mchill. Int. Book Co. Singapore 1984.

Mccroprocessor Date Hand Book.

## 8085AH/8085AH-2/8085AH-1 8-BIT HMOS MICROPROCESSORS

- Single + 5V Power Supply with 10% Voltage Margins
- 3 MHz, 5 MHz and 6 MHz Selections Available
- 20% Lower Power Consumption than 8085A for 3 MHz and 5 MHz
- 1.3 μs Instruction Cycle (8085AH); 0.8 μs (8085AH-2); 0.67 μs (8085AH-1)
- 100% Compatible with 8085A
- 100% Software Compatible with 8080A
- On-Chip Clock Generator (with External Crystal, LC or RC Network)

- On-Chip System Controller; Advanced Cycle Status Information Available for Large System Control
- Four Vectored Interrupt Inputs (One Is Non-Maskable) Plus an 8080A-Compatible Interrupt
- Serial In/Serial Out Port
- Decimal, Binary and Double Precision Arithmetic
- Direct Addressing Capability to 64K Bytes of Memory
- Available in EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range

The Intel® 8085AH is a complete 8 bit parallel Central Processing Unit (CPU) implemented in N-channel, depletion load, silicon gate technology (HMOS). Its instruction set is 100% software compatible with the 8080Amicroprocessor, and it is designed to improve the present 8080A's performance by higher system speed. Its high level of system integration allows a minimum system of three IC's (8085AH (CPU), 8156H (RAM/IO) and 8355/8755A (ROM/PROM/IO)) while maintaining total system expandability. The 8085AH-2 and 8085AH-1 are

The 8085AH incorporates all of the features that the 8224 (clock generator) and 3228 (system controller) provided for the 8080A, thereby offering a high level of system integration.

The 8085AH uses a multiplexed data bus. The address is split between the 8 bit address bus and the 8 bit data bus. The on-chip address latches of 8155H/8156H/8355/8755A memory products allow a direct interface with




Figure 1. 8085AH CPU Functional Block Diagram

Figure 2. 8085AH Pin Configuration


		I a Die 1.	Pin Descripti	on	
Symbol	Type	Name and Function	Symbol	Туре	Name and Function
AD <sub>0</sub> : 7	0	Addrise Bus: The most significant 8 bits of the I/O address, 3-stated during Hold and Hall modes and during RESET  Multiplexed Address/Data Bus: Lower 8 bits of the memory address (or I/O address) appear on the bus during the first clock cycle (Y state) of a mactime cycle it then becomes	READY	1	Ready, if READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the cpu will wait an integral number of clock cycles for READY to go high before completing the read or write cycle. READY most conform to specified setup and hold times.
	<u> </u>	the data bus during the second and third clock cycles	HOLD	í	Hold, Indicates that another master is requesting the use of the address and data buses. The upullupon
S. S. and Oliv	0	Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of periphicals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information. ALE is never 3.5°ed			receiving the hold request wife relinquish the use of the bus as soon as the completion of the current bus transfer Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address Data RO, WR, and IO,M lines are 3 stated.
$S_0, S_1,$ and $IO/\delta$		Machine Cycle Status:	HLDA	O	Hold Acknowledge: Indicates that the ope has received the HOLD request and that it will relinquish the bus in the next clock cycle. Ht DA goes low after the Hold request is removed. The upotakes the bus one half clock cycle, after HLDA goes.
		1 1 Interrupt  Acknowledge  0 0 Hait  X X Hold  X X Reset  = 3-state (high impedance)  X = unspecified  S1 can be used as an advanced R/W  status (O/M S0 and S1 become valid at the beginning of a machine cycle and remain stable throughout the cycle The falling edge of ALE may be used to fatch the state of these lines	INTR		Interrupt Request: Is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a ReSTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTA is enabled and disabled by software it is disabled by Reset and immediately after an interrupt is ac-
AÓ	0	Read Control: A low level on RD midicates the selected microry or I/O device is to be read and that the Data Bus is available for the data transfer 3-stated during Hold and Halt modes and during HESET.	INTA	- · · ·	cepted Interrupt Acknowledge: Is used in steed of fand has the same timing as) RO during the first inclining you after an IRFR is accepted. It can be used to activate an 8259A Interrupt.
WA .	0	Write Control: A low level on WR indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of WR 3-stated during Hold and Halt modes and during RESET.	AST 55 RST 65 RST 75	, ,	chip or some other interrupt port.  Restart Interrupts: These three imputs have the sume timing as INTR except, they cause, an internal RESTART to be automatically inserted.  The priority of these interrupts is ordered as shown in Table 2. These interrupts have a higher priority than INTR, in addition, they may be individually masked out using the SIM instruction.

	• •	Tible to work.	medaga ing p		
	• • •	Hame and Function	1 5.		I
		French on interest in communication (Page 1991) and the RESIANT alternation of the analysis of the second factor of the property of any and the truth (See Table 2).	F - * (A)		being the Can be used synchret red for processor clock and lasts an integral number of click periods
የደርግ በ የተ	1	Reset in Sets the Company Counter to zero and reners the Indeterrupt Enable and HLDA flooding. The data and address Lucri and the control lines are 3-stated du no RESET and because of the styp chronous estima of RESET me	. X, Y <sub>2</sub>		It and X2: Are connected to a surjected 10 or NO method to draw the service of the internal structure. The property of the internal structure of the internal structure of the internal structure of the internal operation from a service of the internal operation from a service.
		may be altered by MESET with the productable receive 3005 f the a	1	! :	ton The pariod of Election to the term of the pariod of Election
		Schmitt-triggulari dur an occupation occupation to refer the time due for power-on RESET delay (see Figure 3). Upon power-up, RESET III must remain low for at least to us when	1		Serial Input Data Line: The data on the line is loaded into accumulator of 2 phoneser a PIM instruction is
		minioum Voc has been reached for proper result operation after the power-up duration RESCTIN		· · ·	Serial Chipput Ceta Juse - The out put SCID is set or mish us srecified by the S M in structure.
		should be kept low a minimum of three clock periods. The CPU is held	vcr		Power: +5 vol. corpsy
- · · · · <del>- /</del> · · · · · · ·		in the reset condition as long as RESETIN is applied	V56		Ground: Relacence

Table 2. Interrupt Deforme Howart Address, and Sensitivity

Nome	Priority	Address Branched To (1) When Interrupt Occurs	Type Telegar
TRAP	1	2414	<del></del>
RST 7.5	2	3СН	Rising edge AN!
RST 6.5.	3	34H	High level until sampled
AST 5 5	4	2CH	7
INTR	. 5	See Note 2	High level until sampled

### NOTES:





### FUNCTIONAL DESCRIPTION

The 8085AH is a complete 8-bit parallel central processor. It is designed with N-channel, depletion load, silicon gate technology (HMOS), and requires a single +5 volt supply. Its basic clock speed is 3 MHz (8085AH), 5 MHz (8085AH-2), or 6 MHz (8085AH-1), thus improving on the present 8080A's performance with higher system speed. Also it is designed to fit into a minimum system of three IC's: The CPU (8085AH), a RAM/IO (8156H), and a ROM or EPROM/IO chip (8355 or 8755A).

The 8085AH has twelve addressable 8-bit registers. Four of them can function only as two 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or as 16-bit register pairs. The 8085AH register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8 bits
PC	Program Counter	16-bit address
BC,DE,HL	General-Purpose Registers; data pointer (HL)	8 bits x 6 or 16 bits x 3
SP	Stack Pointer	16-bit address
Flags or F	Flag Register	5 flags (8-bit space)

The 8085AH uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data bus. These lower 8 bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or I/O data.

The 8085AH provides  $\overline{\text{HD}}$ ,  $\overline{\text{WR}}$ ,  $S_0$ ,  $S_1$ , and  $\overline{\text{IO/M}}$  signals for bus control. An Interrupt Acknowledge aignal ( $\overline{\text{INTA}}$ ) is also provided. HOLD and all Interrupts are synchronized with the processor's internal clock. The 8085AH also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for simple serial interface.

In addition to these features, the 8085AH has three maskable, vector interrupt pins, one nonmaskable TRAP interrupt, and a bus vectored interrupt, INTR.

### INTERRUPT AND SERIAL I/O

The 8085AH has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTR is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupts cause the internal execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The nonmaskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table 2)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are high level-sensitive like INTR (and INT on the 8080) and are recognized with the same timing as INTR. RST7.5 is rising edge-sensitive.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request (a normally high level signal with a low going pulse is recommended for highest system noise immunity). The RST 7.5 request flip-flop remains set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a RESET IN to the 8085AH. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The status of the three RST interrupt masks can only be affected by the SIM instruction and RESET IN. (See SIM, Chapter 5 of the MCS-80/85 User's Manual.)

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP—highest priority, RST 7.5, RST 6.5, RST 5.5, INTR—lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both edge and level sensitive. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 4 illustrates the TRAP interrupt request circuitry within the 8085AH. Note that the servicing of any interrupt (TRAP, RST 75, RST 65, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an Et instruction is executed.






Figure 4. TRAP and RESET IN Circuit

The TRAP interrupt is special in that it disables interrupts, but preserves the previous interrupt enable status. Performing the first RiM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status. Performing a RIM instruction following INTR, or RST 5.5-7.5 will provide current interrupt Enable status, revealing that interrupts are disabled. See the description of the RIM instruction in the MCS-80/85 Family User's Manual.

The serial I/O system is also controlled by the RIM and SIM instructions. SID is read by RIM, and SIM sets the SOD data.

## DRIVING THE X1 AND X2 INPUTS

You may drive the clock inputs of the 8085AH, 8085AH-2, or 8085AH-1 with a crystal, an LC tuned circuit, an RC network, or an external clock source. The crystal frequency must be at least 1 MHz, and must be twice the desired internal clock frequency; hence, the 8085AH is operated with a 6 MHz crystal (for 3 MHz clock), the 8085AH-2 operated with a 10 MHz crystal (for 5 MHz clock), and the 8085AH-1 can be operated with a 12 MHz crystal (for 6 MHz clock). If a crystal is used, it must have the following characteristics:

Parallel resonance at twice the clock frequency desired

 $C_L$  (load capacitance)  $\leq 30 \text{ pF}$ 

Cs (shunt capacitance) ≤ 7 pF

Rs (equivalent shunt resistance) ≤ 75 Ohms

Drive level: 10 mW

Frequency tolerance: ±.005% (suggested)

Note the use of the 20 pF capacitor between  $X_2$  and ground. This capacitor is required with crystal frequencies below 4 MHz to assure oscillator startup at the correct frequency. A parallel-resonant LC circuit may be used as the frequency-determining network for the 8085AH, providing that its frequency tolerance of approximately  $\pm 10\%$  is acceptable. The components are chosen from the formula:

$$1 = \frac{1}{2\pi\sqrt{L(C_{ext} + C_{int})}}$$

To minimize variations in frequency, it is recommended that you choose a value for  $C_{\rm ext}$  that is at least twice that of  $C_{\rm int}$ , or 30 pF. The use of an LC circuit is not recommended for frequencies higher than approximately 5 MHz.

An RC circuit may be used as the frequency-determining network for the 8085AH if maintaining a precise clock frequency is of no importance. Variations in the on-chip timing generation can cause a wide variation in frequency when using the RC mode. Its advantage is its low component cost. The driving frequency generated by the circuit shown is approximately 3 MHz. It is not recommended that frequencies greatly higher or lower than this be attempted.

Figure 5 shows the recommended clock driver circults. Note in D and E that pullup resistors are required to assure that the high level voltage of the input is at least 4V and maximum low level voltage of 0.8V.

For driving frequencies up to and including 6 MHz you may supply the driving signal to  $X_1$  and leave  $X_2$  open-circuited (Figure 5D). If the driving frequency is from 6 MHz to 12 MHz, stability of the clock generator will be improved by driving both  $X_1$  and  $X_2$  with a push-pull source (Figure 5E). To prevent self-oscillation of the 8085AH, be sure that  $X_2$  is not coupled back to  $X_1$  through the driving circuit.




Figure 5, Clock Driver Circuits

## GENERATING AN 8085AH WAIT STATE

If your system requirements are such that slow memories or peripheral devices are being used, the circuit shown in Figure 6 may be used to insert one WAIT state in each 8085AH machine cycle.

The D flip-flops should be chosen so that

- CLK is rising edge-triggered
- CLEAR is low-level active.




Figure 6. Generation of a Weit State for 8085AH CPU





Figure 8. MCS-85\* Minimum System (Memory Mapped I/O)



. Figure 9. MCS-85\* System (Using Standard Memories)



As in the 8080, the READY line is used to extend the read and write pulse lengths so that the 8085AH can be used with slow memory. HOLD causes the CPU to relinquish the bus when it is through with it by floating the Address and Data Buses.

### SYSTEM INTERFACE

The 8085AH family includes memory components, which are directly compatible to the 8085AH CPU. For example, a system consisting of the three chips, 8085AH, 8156H, and 8355 will have the following features:

- 2K Bytes ROM
- 256 Bytes RAM
- 1 Timer/Counter
- 4 8-bit I/O Ports
- 1 6-bit I/O Port
- 4 Interrupt Levels
- Serial in/Serial Out Ports

This minimum system, using the standard I/O technique is as shown in Figure 7.

In addition to standard I/O, the memory mapped I/O offers an efficient I/O addressing technique. With this technique, an area of memory address space is assigned for I/O address, thereby, using the memory address for I/O manipulation. Figure 8 shows the system configuration of Memory Mapped I/O using 8085AH.

The 8085AH CPU can also interface with the standard memory that does not have the multiplexed address/data bus. It will require a simple 8212 (8-b)t latch) as shown in Figure 9.




Figure 7. 8085AH Minimum System (Standard I/O Technique)



### **BASIC SYSTEM TIMING**

The 8085AH has a multiplexed Data Bus. ALE is used as a strobe to sample the lower 8-bits of address on the Data Bus. Figure 10 shows an instruction fetch, memory read and I/O write cycle (as would occur during processing of the OUT instruction). Note that during the I/O write and read cycle that the I/O port address is copied on both the upper and lower half of the address.

There are seven possible types of machine cycles. Which of these seven takes place is defined by the status of the three status lines ( $10/\overline{M}$ ,  $S_1$ ,  $S_0$ ) and the three control signals ( $\overline{RD}$ ,  $\overline{WR}$ , and  $\overline{INTA}$ ). (See Table 3.) The status lines can be used as advanced controls (for device selection, for example), since they become active at the  $T_1$  state, at the outset of each machine cycle. Control lines  $\overline{RD}$  and  $\overline{WR}$  become active later, at the time when the transfer of data is to take place, so are used as command lines.

A machine cycle normally consists of three T states, with the exception of OPCODE FETCH, which normally has either four or six T states (unless WAIT or HOLD states are forced by the receipt of READY or HOLD inputs). Any T state must be one of ten possible states, shown in Table 4.

Table 3. 8085AH Machine Cycle Chart

*******			STAT	US		CON	TRO	ι.
MACHINE CYCLE			10/₩	51	50	ЯĎ	₩Ŕ	INTA
OPCODE FETCH	(OF)		0	1	1	0	1	1
MEMORY READ	(MA)		0	1	0	0	,	١,
MEMORY WRITE	(MW)		ε	0	1	1	0	1
I/O READ	HORI			] 1	0	0	1	1
I/O WRITE	(IOW)		:	0	1	1	G	1
ACKNOWLEDGE			1					Ī
OF INTR	(INA)		1	٠.	1	1	1	0
BUS IDLE	(81)	DAD	С	1 1	0	;	1	,
		ACK OF		i *		1		
		RST,TRAP	1	ļ ı	1	1	1	1
		HALT	75	0	0	TS	15	1

Table 4. 8065AH Macnine State Chart

		Start	us & Bu	PH 1	c		
State	\$1,80	10/4	An-A15	AD <sub>D</sub> -AD <sub>7</sub>	คีซี ติค	INTA	<b>A</b> L, E
T <sub>t</sub>	×	×	×	Э.	:		1.
T 2	×	×	×	*		΄ χ	0
TWAIT	×	×	×	¥	×	×	a
T <sub>3</sub>	×	×	×	>.	×	. ×	3
τ4	,	0.	×	T3		:	э
T <sub>S</sub>	T	D٠	×	7.3	•	:	9
T 6	1	٥.	×	7.3	:	:	0
TRESET	×	T5	15	7.5	75		3
THALT	0	TS	rs	75	-s	3	0
THOLD	x	15	T\$	75	75	: :	3

<sup>0 =</sup> Logic "0" 1 = Logic "1"

<sup>1</sup> tO/M = 1 during Tq =Tg of INA machine cycle




Figure 10. 8086AH Basic System Timing

X = UniperHist

<sup>\*</sup> ALE not generated during 2nd and 3rd machinal cycles of DAO instruction

Table 6. Instruction Set Summary

Minemondo   Dy	r	Τ-								
MOVELLOAD AND STORE	1			bu	rico.	ctio	n C	ode	,	
MOV/1 /   MOV M	Mnemonio	[	י ל	, D	, 0	4 0	3 0	2 0	), D <sub>(</sub>	Description
MOV M	MOVE, LOA	O. A	ND	STO	ORE					
MOV FM	MOVr1 r2	0	1	0	0	D	S	S	S	Move register to register
MVI   M	MOV M r	0	1	1	1	0	S	S	3	
MVI M		0	1	D	D	O	1	1	Q	Move memory to register
MVI M	MVLr	0	0	٥	٥	0	1	1	٥	Move immediate register
LXI D	4				1	0	1	1	0	
LXI D	LXI B	0	۵	٥	0	0	٥	0	1	Load immediate register
LXI H	1 410	١,		٨			_			1
	12.0	"	U		1	·	U	U	,	
STAX B	LXIH	٥	0	1	9	٥	0	٥	1	
STAX D	STAX B	۱	a	۵	n	Δ	٥	,	۸	1
LDAX B LDAX D 0 0 0 1 1 0 1 0 STA 0 0 1 1 0 0 1 0 LDAG A indirect LDA 0 0 1 1 0 0 1 0 SHLD LDA 0 0 1 1 1 0 1 0 SHLD 0 0 0 1 1 0 0 0 1 0 SHLD 0 0 0 1 0 0 0 1 0 SHLD 0 0 0 1 0 0 0 1 0 SHLD 0 0 1 0 1 0 1 0 1 0 SHLD 0 0 1 1 1 0 1 0 1 0 STACK OPS PUSH B 1 1 0 0 0 1 0 1 0 1 Exchange D & E, H & L Register Pair B & C on stack PUSH B 1 1 0 0 0 1 0 1 0 1 Push register Pair B & C on stack PUSH B 1 1 0 0 0 1 0 1 0 1 Push register Pair B & C on stack PUSH B 1 1 0 0 0 1 0 1 Push register Pair B & C on stack Push A and Flags on stack POP B 1 1 0 0 0 0 0 1 Push Register Pair B & C off stack POP B 1 1 0 0 0 0 0 1 Pop register Pair B & C off stack POP PSW 1 1 1 1 0 0 0 0 1 Pop register Pair B & C off stack POP PSW 1 1 1 1 0 0 0 0 1 Pop register Pair B & C off stack POP PSW 1 1 1 1 0 0 0 0 1 Pop register Pair B & C off stack POP B 1 1 0 0 0 0 1 1 SPHL LXI SP 0 0 1 1 0 0 0 1 1 SPHL LXI SP 0 0 1 1 0 0 0 1 1 DCX SP 0 0 1 1 0 0 0 1 1 JUMP JMP 1 1 0 0 0 0 1 1 JMP 1 1 0 0 0 0 0 1 1 JMP 1 1 0 0 0 0 0 1 1 JMP 1 1 1 0 0 0 0 0 1 1 JMP 1 1 1 0 0 0 0 0 1 1 JMP 1 1 1 0 0 0 0 0 1 0 JMP 1 1 1 0 0 0 0 1 0 JMP 1 1 1 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 JMP 1 1 1 0 0 0 0 0 0 0 0 JM										
LDAX D			_	_						
STA										
LDA				_					_	
### BHLD			-			-	_		_	
LHLD									_	
STACK OPS						-	_			Jord M & L Bried
STACK OPS		-	_		-		_			
STACK OPS	ACING	Ι'	'	'	O	,	U	1	'	
PUSH B	CTACK CC2	<u> </u>								Hegisters
PUSH D  1 1 0 1 0 1 0 1 0 1 Push register Pair D & E on stack PUSH PSW  1 1 1 1 0 0 1 0 1 Push register Pair D & E on stack PUSH PSW  1 1 1 1 0 0 1 0 1 Push register Pair H & L on stack PUSH PSW  1 1 1 1 0 0 0 0 0 1 Push register Pair B & C off stack POP B  1 1 0 1 0 0 0 0 1 Push register Pair B & C off stack POP B  1 1 1 0 0 0 0 0 1 Push register Pair D & E off stack POP PSW  1 1 1 1 0 0 0 0 1 Push register Pair D & E off stack POP PSW  1 1 1 1 0 0 0 0 1 Push register Pair D & E off stack POP PSW  1 1 1 1 0 0 0 1 1 Exchange top of stack A & E off stack  XTHL  1 1 1 1 0 0 0 1 1 Exchange top of stack B & Exchange top of stack B & Exchange top of stack Pointer LXI SP  0 0 1 1 0 0 1 1 D 0 0 1 D 0 D 1 Push register Pair B & Exchange top of stack Pointer LXI SP  0 0 1 1 0 0 0 1 D D D D D D D D D D D D			1	Ç	0	٥	1	٥	1	Push register Pair B &
PUSH H  1 1 1 0 0 1 0 1  PUSH PSW  1 1 1 1 0 0 0 0 0 1  POP B  1 1 0 0 0 0 0 1  POP B  1 1 0 0 0 0 0 1  POP C 1 1 0 0 0 0 0 1  POP C 1 1 1 0 0 0 0 1  POP C 1 1 1 0 0 0 0 1  POP C 1 1 1 0 0 0 0 1  POP C 1 1 1 0 0 0 0 1  POP C 1 1 1 0 0 0 0 1  POP C 1 1 1 0 0 0 0 1  POP C 1 1 1 0 0 0 0 1  POP C 1 1 1 0 0 0 0 1  POP C 1 1 1 0 0 0 0 1  SPHL  1 1 1 1 0 0 0 0 1 1  E on stack  Push register Pair B & Cott stack  Pop register Pair D & E off stack  Pop register Pair B & C off stack  Pop register Pair B & E off		١.						•		C on stack
PUSH PSW	PUSH D	1	1	0	1	0	1	0	1	
PUSH PSW	PUSH H	1	1	1	0	0	1	0	1	
POP B	MICH BOW	١,				•			. 1	
POP B	rush rsm	•	٠	1	1	U	١	o	1	
POP 0	POP B	1	1	0	0	0	٥	0	1	Pop register Pair B &
POP H	POP G	٠,	1	a	,	a	n	o		
POP PSW		•	·	٠.	·	•		•	•	
POP PSW	POP H	1	1	1	0	0	0	0	1	
XTHL	POP PSW	1	1	1	1	٥	٥	o	,	
SPHL					_	_	_			off stack
SPHL	AIML	1	1	1	0	0	0	1	1	
MNX SP		•		•	1	1		0	1	H & L to stack pointer
MX SP	LXI SP	0	0	1	1	0	0	0	١ [	Load immediate stack
DCX SP	מפצעון ו	^	^				^		,	
DUMP		_		-	-					
JUMP  JIMP  J 1 0 0 0 0 1 1 Jump unconditional  JC 1 1 0 1 1 0 1 0 Jump on carry  JRC 1 1 0 0 1 0 1 0 Jump on rocarry  JZ 1 1 0 0 1 0 1 0 Jump on rocarry  JZ 1 1 0 0 0 1 0 1 0 Jump on rocarry  JMZ 1 1 0 0 0 0 1 0 Jump on rocarry  JMZ 1 1 0 0 0 1 0 Jump on pourine  JM 1 1 1 1 0 0 1 0 Jump on parity even  JM 1 1 1 1 0 1 0 1 0 Jump on parity even  JPC 1 1 1 0 0 1 1 0 Jump on parity rocad  PCHL 1 1 0 0 1 1 0 0 1 H L D program  CALL  CC 1 1 0 1 1 1 0 0 Call unconditional  CC CALL  CC CALL CALL  CC CALL CALL  CC CALL CALL	DCX 3P	U	U	•	1	1	U	•	11	
JMP 1 1 0 0 0 0 1 1 Jump unconditional JC 1 1 0 1 1 0 1 0 Jump on carry Jump on carry JZ 1 1 0 0 1 0 0 1 0 Jump on no carry JZ 1 1 0 0 0 1 0 Jump on no carry JMZ 1 1 0 0 0 1 0 Jump on no carry JMZ 1 1 0 0 0 0 1 0 Jump on no zero JP 1 1 1 0 0 0 1 0 Jump on no zero JP 1 1 1 0 0 0 1 0 Jump on minus JPE 1 1 1 0 1 0 1 0 Jump on parity even JPO 1 1 1 0 0 0 1 0 Jump on parity even JPO 1 1 1 0 0 0 0 1 0 Jump on parity odd PCHL 1 1 1 0 1 0 0 1 Call unconditional CCL 1 1 0 0 1 1 1 0 0 Call unconditional CCL 1 1 0 1 1 1 0 0 Call unconditional CCL CALL CCL 1 1 0 1 1 1 0 0 Call unconditional CCL CALL CC										pointer
JC		_	_	_	_	_	_		Į	
JNC				-	-	-	-		٠ ۱	
JZ		-								Jump on carry
JMZ							_	1		Jump on no carry
JN2			-	-		-	-	•	0 [	Jump on zero
JM			1		0		٥	1	0	
JAM			•					1	0	Jump on positive
JPE		-				F	0	1	0	
JPO 1 1 1 0 0 0 1 0 Jump on parity odd PCHL 1 1 0 0 0 0 1 H & L to program counter  CALL CALL 1 1 0 0 1 1 0 1 Call unconditional CC 1 1 0 1 1 1 0 0 Call on carry		1	1	1	0	1	0	t		
PCHL	JPO I	٠,	1	١					- 1	
CALL CALL 1 1 0 0 1 1 0 1 Call unconditional CC 1 1 0 1 1 1 0 0 Call on carry					_	-		•		
CALL 1 1 0 0 1 1 0 1 Call unconditional CC 1 1 0 1 1 1 0 0 Call on carry	{						_	_		
CC 1 1 0 1 1 1 0 0 Call on carry				_	_					
				-	_			-		
1 1 9 1 9 1 0 0 Call on no carry									- 1	
	LAL	1	1	ø	1	•	ì	0	0	Call on no carry

	Т				-				T
Mnemonic	D	, D			ctio 4 D	_		, D,	Operations Description
CZ	1	 )	. I _	 0	 1	 ۱		0	Call on zero
CNZ	li.	1	٥	o	à	1	0	٥	Call on no zero
CP	l;	i	1	1	٥	1	٥	0	Call on positive
CM	1	i	í	i	1	1	٥	Ğ	Call on minus
CPE	li	1	i	ò	i	5	Ď	0	Call on parity even
CPO	li	i	1	e	ċ	1	0	ū	
RETURN	++-		<u>-</u> -	>		<u></u>	¥.		Call on parity odd
RET	١,	1	٥	٥	1	٥	٥	-	Return
RC		i	٥	1	3	٥	ū	٥	Return on carry
RNC	1	i	0	1	ó	٥	٥	o	Return on no carry
RZ.	1	i	ŏ	ò	ī	٥	ō	o	Return on zero
RN7	l'i	;	٥	ō	Ċ	o o	٥	۵	Return on no zero
RP	1	i	1	1	0	a	0	0	
RM .	,	i	i	1	1	٥	n	C	Return on positive Return on minus
1162	1;	ì	'n	0	1	0	c	0	
REO	1 .	í							Return on panty even
RESTART	!	-	. ~	õ	ū	Ü	õ	<u>c</u>	Flature on parity odd
	١.								
	1	. 1_	<b>^</b>	٨	٨	1	- ; -	- 1	Healact
INPUT/OUTP	11	1	٥	1	i	e		:	
OUT	<u>'</u>	;	٥	,	ò	0	1		Input
INCREMENT							<u> </u>		Outpul
INR (	~~·	٥٦	D	D.	D		0	٥	Increment register
DCR r	٥	۵	0	D	٥	:	٥	;	_
INS M	٥	0	1	1	0	,			Decrement register
DCR M	o	a	1	,		,	0	C	Increment memory
INX B	0	0	ò	0	C		٥	;	Decrement memory
MEX B	۰	U	U	U	Ų	c	ī	3	Increment B & C
INX D	۵		Ω	1			_		registers
INA D	U	0	U	1	¢	0	,	•	Increment D & E
INX H	_			_					recisters
INA B	0	0	1	O	С	С	1	ì	Increment H & L
DCX B	٥	۵			1	_			(e0istetz
DCX D		-	0	٥		٥	1	1	Decrement B & C
	0	0	٥	1	t	C	3	1	Decrement D & E
DCX H	C	٥	;	0	1	0	3	1	Decrement H & L
ADO			_	_	_	_	_		
ADO r	1	0	0	0	0	S	S	5	Add register to A
ADC r	1	٥	0	Đ	i	S	\$	S	Aud register to A
ADO M		_	_	_					with carry
	1	0	С	٥	٥	1	:	0	Add memory to A
ADC M	1	٥	0	0	7	•	\$	C	Add memory to A
									with carry
, KDA	1	1	0	0	C	1	ï	C	Add immediate to A
ACI	1	1	0	0	1	1	ĩ	Ç	Add immediate to A
								- 1	with carry
DAD B	0	0	0	O	1	3	0	1	Add B & C to H & L
DAO D	0	0	٥	1	t	C	0	1	AOM D & E to H & L
DAD H	0	0	í	ũ	1	С	0	1	Add H & L to H & L
DAD SP	0	0	1 -	1	1	٤	٥	1	Add stack pointer to
									н≰∟
SUBTRACT									
SUB r	1	0	0	1	٥	S	s	3	Subtract regester
ļ	•						-	- 1	Irom A
\$88 r	ı	o	0	1	,	5	s	s	Subtract register from
ļ						_	_	_	A with borrow
SUB M	1	0	٥	1	0	-	ŧ	٥	Subtract memory
		-	-	•	-	•	•	-	from A
388 M	,	٥	٥	3	3	;	1	0	
	•	-	•	•	,	,		٠	Subtract memory from
SUI	1	1	a	1	ß			ا ه	A with borrow Subtract immediate
	•	•	•	•	٠		•	٠	from A
1									IDEAN A
501			_					- 1	
sex	1	1	0	1	1	:	1	0	Subtract immediate from A with borrow



Table 6. Instruction Set Summary (Continued)

			ins	truc	tion	Co	Operations		
Mnemonic	D <sub>7</sub>	D <sub>6</sub>	٥,	$D_4$	D3	D,	D,	O <sub>O</sub>	Description
LOGICAL								_	
ANA r	1	Q		0 .	0	S	S	S	And register with A
XRA r	1	0	1	0	1	5	S	S	Exclusive OR register with A
ORA r	1	0	1	1	0	S S	S	S	OR register with A
CMP r	1	0	1	1	1	5	S	S	Compare register with A
ANA M	1		1	0	0	1	1	0	And memory with A
XRA M	1	C	1	0	1	1	1	0	Exclusive OR memory with A
ORA M	1	0	1	1	0	1	1	0	OR memory with A
CMP M	ī	0	1	1	1	1	.1	٥	Compare memory with A
ANI	1	1	1	0	0	1	1	0	And immediate with A
XAI	1	١	1	0	1	1	-1	٥	Exclusive OR immediate with A
ORI	1	1	t	1	0	1	1	.0	OR immediate with A
CPI	_	1	1	1	1	1	1	0	Compare immediate with A
ROTATE									
RLC	٥	0	0	0	0	1	1	٠,	Rotale A left
RRC :	0			0		1	1	1	Rotate A right
RAL	J	0	0	1	0	1	1	'	Rotate A left through carry
RAR	0	0	0	1	1	1	1	1	Rotate A right through carry

	ł	- 1	net	wel	ion	Operations			
Mnemonic	קס	D6	D5	$D_4$	Dj	D2	D <sub>1</sub>	D <sub>0</sub> .	Description
SPECIALS									
CMA	0	0	1	0	,	7		1	Complement
								- 1	A
\$TC	Q.	0	ì	1	0	:	1	1	Set carry
CNIC	0	0	1	1	1	1	1	1	Complement
	}								Carry
DAA	0	٥	ţ	0	J	ï	1	1	Decimal adjust A
CONTROL								1	
EI ;	1	1	1	1	1	0	1	1	Enable Interrupts
DI .	1	1	1	1	0	0	1	ī	Disable Intertupt
NOP	0	0	Đ	0	0	0	C	0	No-operation
HLT	Ő	1	1	1	0	1	Ť	0	Halt
NEW BOBSA IF	IST	จบด	TIO	NS				1	
AIM [	٥	C	1	0	0	0	С	۵	Read Interrupt Mask
SIM	Ū	0	1	1	0	0	C	0	Sel Interrupt Mask


### NOTES:


- 1 DDS or 355 8 000, C 001, D 010, E011 H.100, L 101, Memory 110 A 111
- 2. Two possible cycle times (6/12) indicate instruction cycles dependent on condition flags.


<sup>\*</sup>All mnemonics copyrighted & Intel Corporation 1976


### PARTICIPATION OF THE PROPERTY NEW CONDITION CODES 2's complement overflow Underflow (DCX) or overflow (IfVX) X5 + 01-02 + 01-8 + 02 R, where 01 in sign of operand 1, 02 + sign or operand 2 X5 - 5i: 5 Combition code formula s Z X5 AC. 0 P A + sign of result. For subtraction and comparisons replace 02 with 02 RSTV Irestart on overflow; If (V) (|SP|-1) = (PCH) {(SP|-2) = (PCL) {SP| + (SP)-2 (PC| + 40 Nex DSUB (riouble subtraction) [H) [L) = (H) (L) = (B) (E). The contents of register pair B and C are subtracted from the contents of register pair H and L. The result is placed in register pair H and L. Air condition flags are affected. if the overflow flag V is set, the actions specified above are performed, otherwise control continues sequentially. 00001000 1081 11001011 Cycles States ιõ 1 or 2 6 or 12 gnistsabbs register Z. S. P. CY AC X5 V eddressing Hags register indirect ARHL - farithmetic shift of H and L to the right) SHEX Islare H and L indirect through () and E1 [H7=H7], (Hn=1) = (Hn) (L7=H0), (Ln=1) = (Ln), (CY) = (Lo) ((D)(E)( + (L) (H) The contents of register pair H and L are shifted right one bis. The uppermost bit is duplicated and the lowest bit is shifted into the carry bit. The result is placed in register pair H and L Note: only the CY flag is affected. The contents of register L are moved to the memory location whose address is in register pair. D and E. The contents of register H are inoved to the succeeding memory location. 11011001 00010000 (10) Cycles STATES 10 addressing addressing flags register CY RDEL \_\_trotate D and E left through carry) JNX5 flump on not X5; if that X5) (PC) = (byte 3) (byte 2) (Dn+1) + (Dn), (Do) + (E?) (CY) = (D7), (En+1) + (En), (Eo) + (CY) The contents of register per D and E are rotated left one position through the carry flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the ligh order bit. Unly the CY and the V flags are affected. If the X5 lieg is reset, control is transferred to the instruction whose address is specified in tyte 3 and byte 2 of the current instruction, otherwise control continues sequentially 11011101 low order address 00011000 (18) high order address 2 or 3 7 or 10 Cycles -10 states addressing mmed-ate Hags none Hoad H and L indirect through D and El LHLX Itoad D and E with H and L plus immediate byte) (L) - I(D)(E) (D) (E) + (H) (L) + (byte 2) (L) $\in \{ID\}(E)$ $\{H\} \in I(D)(E) + 1\}$ The context of the memory location whose address is in Dand E are moved to register L. The contexts of the succeeding memory location are moved to register HThe contents of register pair H and (Lare added to the innediate-byte. The result is placed in register pair D and E. Note: no condition flags are affected. 00101000 (28) 11101101 data CYCIES Cycles States ١ŏ 110141 10 addressing flags: addressing Nags imniediste zegister none JX5 (jump on X5) fload D and E with SP plus immediate bytel If (X5) (PC) = (byte 3) (byte 2) (D) (E) = (SPH)(SPL) + (byte 2) The contents of register pair SP are added to the immediate byte. The result is placed in register pair D and E. Note: no condition flags are affected. If the X5 flag is reset control is transferred to the instruction whose address is specified in byte/3 and byte/2 of the current instruction, otherwise control continues sequentially 1111103 00111000 lam order eddress data (38) high order eddress cycles 3 10 Cycles states 2 or 3 7 or 10 immediate register addressing flags addressing Tlags immediate HUITE none











# intel

### 8155H/8156H/8155H-2/8156H-2 2048-BIT STATIC HMOS RAM WITH I/O PORTS AND TIMER

- Single +5V Power Supply with 10% Voltage Margins
- 30% Lower Power Consumption than the 8155 and 8156
- 100% Compatible with 8155 and 8156
- = 256 Word x 8 Bits
- Completely Static Operation
- Internal Address Latch
- 2 Programmable 8-Bit I/O Ports

- 1 Programmable 6-Bit I/O Port
- Programmable 14-Bit Binary Counter/ Timer
- Compatible with 8085AH, 8085A and 8088 CPU
- Multiplexed Address and Data Bus
- Available in EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range

The Intel® 8155H and 8156H are RAM and I/O chips implemented in N-Channel, depletion load, silicon gate technology (HMOS), to be used in the 8085AH and 8088 microprocessor systems. The RAM portion is designed with 2048 static cells organized as 256 x 8. They have a maximum access time of 400 ns to permit use with no wait states in 8085AH CPU. The 8155H-2 and 8156H-2 have maximum access times of 330 ns for use with the 8085AH-2 and the 5 MHz 8088 CPU.

The I/O portion consists of three general purpose I/O ports. One of the three ports can be programmed to be status pins, thus allowing the other two ports to operate in handshake mode.

A 14-bit programmable counter/timer is also included on chip to provide either a square wave or terminal count pulse for the CPU system depending on timer mode.




Figure 1. Block Diagram

· 8186W9188W3 - 茂, 8186W8186W3 - CE

PC, E	١,	$\cup$	40	ا ۷٫۵
PC . L	2		\$9	] rc,
TIMER IN []	3		34	] PC,
AESET []	4		37	D PC
PC <sub>s</sub> [	5		36	] PB,
TIMER OUT [	6		35	) РВ.
нолы [	i		<b>)</b> 4	) re,
CEORCE![			11	) rs_
HO [	9		32	ĵε <b>s</b> ,
₩R []	10	8155H	31	) PB,
<b>△14</b> [ ]	13	815541 2	30	) PH
<b>≜</b> ∪_ [	12	815 <b>8</b> r1 2	79	) PB
<b>A</b> D, <b>1</b>	10		71	; >A,
۸۷٫۱	j.c.		41	; FA.
AD, [	15	•	29	) PA.
AD, C	16		25	] PA.
A0, []	12		24	] PA
AD, []	ΙE		23	] PA,
AU, []	19		22	PA.
ا ۱۰۰۰ د (	26		21	] FA <sub>0</sub>

Figure 2. Pin Configuration

\$0.00

Symbol	Type	Name and Function
RESET	1	Reset: Pulse provided by the 8085AH to initiatize the system (connect to 8085AH RESET OUT). Input high on this line resets the chip and initiatizes the three I/O ports to Input mode. The width of RESET pulse should typically be two 8085AH ctock cycle times.
AD <sub>0-7</sub>	VO	Address/Data: 3-state Address/Data lines that interface with the CPU lower 8 bit Address/Data Bus. The 8-bit address is latched into the address latch inside the \$155H/58H on the falling edge of ALE. The address can be either for the memory section or the I/O section depending on the tO/M input. The 8-bit data is either written into the chip or read from the chip, depending on the WR or RD input aignal.
CE or CE	1	Chip Enable: On the 8155H, this pin is CE and is ACTIVE LOW On the 8156H, this pin is CE and is
ĀŌ	,	Read Control: Input low on this line with the Chip Enable active enables and AD <sub>0-7</sub> buffers. If IO/M pin is low, the RAM content will be read out to the AD bus. Otherwise the content of the selected I/O port or command status registers will be read to the AD bus.
WA .	ī	Write Control: Input low on this line with the Chip Enable active causes the data on the Address/Data bus to be written to the RAM or I/O ports and command/status register, depending on IO/M
ALE	ı	Address Latch Enable: This control signal latches both the address on the AD $_{0.7}$ lines and the state of the Chip Enable and tO $\overline{\rm M}$ into the chip at the falling edge of ALE
IO/M		1/O Memory: Selects memory if fow and I/O and commandistatus registers if high
PA <sub>0-7</sub> (8)	ŀΟ	Port A: These 8 pins are general purpose I/O pins. The inrout direction is selected by programming the command register.
PB <sub>0-7</sub> (8)	VQ	Port 8: These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the command register.
PC <sub>0-5</sub> (6)	ю	Port C: These 6 pins can function as either input port, output port, or as control signals for PA and PB. Programming is done through the command register. When PC <sub>0-5</sub> are used as control signals, they will provide the following:  PC <sub>0</sub> — A INTR (Port A Interrupt)  PC <sub>1</sub> — ABF (Port A Buffer Full)  PC <sub>2</sub> — A STB (Port A Strobe)  PC <sub>3</sub> — B INTR (Port B Interrupt)  PC <sub>4</sub> — B BF (Port B Buffer, Full)  PC <sub>5</sub> — B STB (Port B Strobe)
TIMER IN	1	Timer input: Input to the counter-timer.
TIMER OUT	0	Timer Output: This output can be either a square wave or a pulse, depending on the timer mode.
Vcc		Voltage: -5 vult supply
V <sub>SS</sub>	<del>                                     </del>	Ground: Ground reference

### **FUNCTIONAL DESCRIPTION**

The 8155H/8156H contains the following:

- 2k Bit Static RAM organized as 256 x 8
- Two 8-bit I/O ports (PA & PB and one 6-bit I/O port) PC.
- 14-bit time coun'

The IO/ $\overline{M}$  (IO/Memory Select) pin selects either the five registers. Command, Status, PA<sub>0-7</sub>, PB<sub>0-7</sub>, PC<sub>0-5</sub>, or the memory RAM portion.

The 8-bit address on the Address/Data lines, Chip Enable input CE or CE, and 10/M are all latched on-chip at the falling edge of ALE.




Figure 3. 8155H/8156H Internal Registers




Figure 4. 8155H/8156H On-Board Memory Read/Write Cycle

## PROGRAMMING OF THE COMMAND REGISTER

The command register consists of eight latches. Four bits (0-3) define the mode of the ports, two bits (4-5) enable or disable the interrupt from port C when it acts as control port, and the last two bits (6-7) are for the timer.

The command register contents can be aftered at any time by using the i/O address XXXXX000 during a WRITE operation with the Chip Enable active and  $iO/\overline{M}=1$ . The meaning of each bit of the command byte is defined in Figure 5. The contents of the command register may never be read.

### READING THE STATUS REGISTER

The status register consists of seven latches, one for each bit;  $\sin (0.5)$  for the status of the ports and one (6) for the status of the timer.

The status of the timer and the I/O section can be polled by reading the Status Register (Address XXXXX000). Status word format is shown in Figure 6. Note that you may never write to the status register since the command register shares the same I/O address and the command register is selected when a write to that address is issued.




Figure 5. Command Register Bit Assignment




Figure 6. Status Register Bit Assignment

### INPUT/OUTPUT SECTION

The I/O section of the 8155H/8156H consists of five registers: (See Figure 7.)

 Command/Status Register (C/S) — Both registers are assigned the address XXXXX000. The C/S address serves the dual purpose.

When the C/S registers are selected during WRITE operation, a command is written into the command register. The contents of this register are not accessible through the pins

When the C/S (XXXXX000) is selected during a READ operation, the status information of the I/O ports and the timer becomes available on the  $AD_{0-7}$  lines

- PA Register This register can be programmed to be either input or output ports depending on the status of the contents of the C/S Register. Also depending on the command, this port can operate in either the basic mode or the strobed mode (See timing diagram). The I/O pins assigned in relation to this register are PA<sub>0.7</sub>. The address of this register is XXXXX001.
- PB Register This register functions the same as PA Register. The I/O pins assigned are PB<sub>0-7</sub> The address of this register is XXXXX010
- PC Register This register has the address XXXXX011 and contains only 6 bits. The 6 bits can be programmed to be either input ports, output ports or as control signals for PA and PB by properly programming the AD<sub>2</sub> and AD<sub>3</sub> bits of the C/S register.

When PCo-s is used as a control port, 3 bits are assigned for Port A and 3 for Port B. The first bit is an

interrupt that the 8155H sends out. The second is an output signal indicating whether the buffer is full or empty, and the third is an input pin to accept a strobe for the strobed input mode. (See Table 2.)

When the 'C' port is programmed to either ALT3 or ALT4, the control signals for PA and PB are initialized as follows:

CONTROL	INPUT MODE	OUTPUT MODE
BF	Low	Low
INTR	Low	High
STB	Input Control	input Control

I/O ADDRESS!								SELECTION
<b>A</b> 7	AE	A5	A4	A3	A2	A1	AO	3222011011
×	×	x	λ	×	0	0	0	Interval Command-Status Register
x	l x	×	×	X.	٥١	o	1	General Purpose 1 O Port A
×		x	x	×	0	1 :	0	General Purpose I () Port B
х	X.	×	x	x	l o	1	١	Port C General Purpose LO or Conti-
x	X	×	×	i ×	1	0	υ	Low Order 8 bils of Timer Count
×	×	×	X	x	Ιt	0	1	High 6 bits of Timer Count and 2 bits
		1		<u>l</u>	L_	l	Ĺ.,	af Timer Mode
, ,	and.	Care						

Figure 7. I/O Port and Timer Addressing Scheme

Figure 8 shows how I/O PORTS A and B are structured within the 8155H and 8156H:




Figure 8. 8155H/8158H Port Functions

TM2 . TM1

Bits 6-7 (TM2 and TM1) of command register contents are used to start and stop the counter. There are four commands to choose from:

t LAIS	, 11911	
0	0	NOP — Do not affect counter operation.
0	1 .	STOP — NOP if timer has not started; stop counting if the timer is running
	0	STOP AFTER TC — Stop immediately after present TC is reached (NOP) if timer has not started)
1	1	START — Load mode and CNT length and start immediately after loading (if timer is not presently running). If timer is running, start the new mode and CNT length immediately after present TC is reached.

Note that while the counter is counting, you may load a new count and mode into the count length registers. Before the new count and mode will be used by the counter, you must issue a START command to the counter. This applies even though you may only want to change the count and use the previous mode.

In case of an odd-numbered count, the first half-cycle of the squarewave output, which is high, is one count longer than the second (low) half-cycle, as shown in Figure 12.




Figure 12. Asymmetrical Square-Wave Output Resulting from Count of 9

The counter in the 8155H is not initialized to any particular mode or count when hardware RESET occurs, but RESET does stop the counting. Therefore, counting cannot begin following RESET until a START command is issued via the C/S register.

Please note that the timer circuit on the 8155H/8156H chip is designed to be a square-wave timer, not an event counter. To achieve this, it counts down by twos twice in completing one cycle. Thus, its registers do not contain values directly representing the number of TIMER IN pulses received. You cannot load an initial value of 1 into the count register and cause the timer to operate, as its terminal count value is 10 (binary) or 2 (decimal). (For the detection of single pulses, it is suggested that one of the hardwere interrupt pins on the 8085AH be used.) After the timer has started counting down, the values residing in the count registers can be used to calculate the actual number of TIMER IN pulses required to complete the timer cycle if desired. To obtain the remaining count, perform the following operations in order:

- 1. Stop the count
- 2. Read in the 16-bit value from the count length registers
- 3. Reset the upper two mode bits
- Reset the carry and rotate right one position all 16 bits through carry
- If carry is set, add 1/2 of the full original count (1/2 full count — 1 if full count is odd).

Note: If you started with an odd count and you read the count length register before the third count pulse occurs, you will not be able to discern whether one or two counts has occurred. Regardless of this, the 8155H/56H always counts out the right number of pulses in generating the TIMER OUT waveforms.

### 8085A MINIMUM SYSTEM CONFIGURATION

Figure 13a shows a minimum system using three chips, containing:

- 256 Bytes RAM
- 2K Bytes ROM
- 38 I/O Pins
- 1 Interval Timer
- 4 Interrupt Levels




Figure 13a. 8085AH Minimum System Configuration (Memory Mapped 90)

### 8088 FIVE CHIP SYSTEM

Figure 13b shows a five chip system containing:

- 1.25K Bytes RAM
- 2K Bytes ROM

- 38 1/O Pins
- 1 Interval Timer
- 2 interrupt Levels




Figure 13b. 8088 Five Chip System Configuration



## 2732 32K (4K x 8) UV ERASABLE PROM

- m Fast Access Time:
  - 450 ns Max. 2732
  - 550 ns Max. 2732-6
- Single +5V ± 5% Power Supply
- Output Enable for MCS-85" and MCS-86" Compatibility
- Low Power Dissipation: 150mA Max. Active Current 30mA Max. Standby Current

- Pin Compatible to Intel® 2716 EPROM
- m Completely Static
- Simple Programming Requirements
  - Single Location Programming
  - Programs with One 50ms Pulse
- Three-State Output for Direct Bus Interface

The Intel® 2732 is a 32,768-bit ultraviolet erasable and electrically programmable read only memory (EPROM). The 2732 operates from a single 5-volt power supply, has a standby mode, and features an output enable control. The total programming time for all bits is three and a half minutes. All these features make designing with the 2732 in microcomputer systems feature, easier, and more economical.

An important 2732 feature is the separate output control, Output Enable (ÖF) from the Chip Enable control (CE). The OE control eliminates bus contention in multiple bus microprocessor systems. Intel's Application Note AP-72 describes the microprocessor system implementation of the OE and CE controls on Intel's 2716 and 2732 EPBOMs. AP-72 is available troin Intel's Literature Department.

The 2732 has a standby mode which reduces the power dissipation without increasing access time. The maximum active current is 150mA, while the maximum standby current is only 30mA, an 80% savings. The standby mode is achieved by applying a TTL-high signal to the CE input.

### PIN CONFIGURATION

A)[I	74 JYcc
Ad z	23 🕽 🔩
۸þ٠	22 🗆 🔩
<b>^₁</b> ₫ 4	27 🗖 🗛 11
<b>^</b> ,□ 5	#\ ☐ ÖĒ ^\
^년 •	19 DA10
^[다 기	10 (200
<b>∿</b> □•	17 ⊒07
ა[]•	16 🗀 😘
이디 10	15 🗖 O <sub>5</sub>
어디 ii	14 🗆 🗪
GNO∐ 12	ເນ ⊒ <b>ວ</b> ງ
•	


### PIN NAMES

A9-A11	ADDALISES
टर	CHIP ENABLE
ŌE	OUTPUT ENABLE
0,-0,	OUTPUTE

### MODE SELECTION

MODE	č₹ (18)	δΕ/√ <sub>PP</sub> (20:	∨ <sub>CC</sub> (24)	0U1PU1\$
Read	٧١٢	[ Vii	+5	Pour
Standby	VIH	Don 1 Care	+5	High Z
Program	VIL	Vpp	+5	DIN
Program Varify	$v_{\rm R}$	V <sub>1</sub> ,	*5	Dout
Program Inhibit	Vin	Vap	*5	Righ Z

### **BLCCK DIAGRAM**



### 2048-word×8-bit High Speed Static CMOS RAM


### **EFEATURES**

- Single 5V Supply and High Density 24 Pin Package
- High speed: Fast Access Time

120ns/150ns/200ns (max.)

- Low Power Standby and
- 100μW (typ.) Standby:
- Low Power Operation
- Operation: 180mW (typ.) Completely Static RAM: No clock or Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Pin Out Compatible with Standard 16K EPROM/MASK ROM
- Equal Access and Cycle Time

### **MFUNCTIONAL BLOCK DIAGRAM**




### MABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit	
Voltage on Any Pin Relative to GND	V.	-0.5° to +7.0	V	
Operating Temperature	Τ.,.	0 to +70	7	
Storage Temperature (Plastic)	T.,,	-55 to +175	.c	
Storage Temperature (Ceramic)	T	-65 to +150	.C	
Temperature Under Bias	T	-10 to +85	.с	
Power Dissipation	₽;	1.0	W	


a Pulse Width 50ns ! -- 1 5 V

### TRUTH TABLE

ζŝ	চা:	WE	Mode	Ver Current	1/0 Pin	Ref Cycle
11			Not Selected	Lia, Lias	Fork Z	
1.	i. "	й	Resid	1	Desc	Read Cycle (1) -(3)
L	Н.	Ĺ	Weste	1	Dia	Write Cycle (41
L	Ĺ	1.	Write	1.,	[ha	Write Cycle (2)



### MPIN ARRANGEMENT



### **Logic Products**

### **FEATURES**

- . Select data from 16 sources
- Demultiplexing capability
- Active-LOW enable or strobe
- Inverting data output

### DESCRIPTION

DESCRIPTION
The '150 is a logical implementation of a single-pole, 15-position switch with the switch position controlled by the state of four Select inputs. So, S<sub>1</sub>, S<sub>2</sub>, S<sub>3</sub>. The Multiplexer output (Ÿ) inverts the selected data. The Enable input (E) is active. LOW. When E is HIGH the Ÿ output is HIGH regardless of all other inputs. In one package the '150 provides the ability to select from 18 sources of data or control information.

## 74150 Multiplexer

16-Input Multiplexer Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74150	17ns	40mA

### ORDERING CODE

IDENING CODE	
	COMMERCIAL RANGE
PACKAGES	Vcc = 5V ±5%; TA = 0°C to +70°C
Plastic DIP	N74150N


NOTE:
For information regarding devices processed to Military Specifications, see the Signetics Malary Productions and the Signetics Malary Productions and the Signetics Malary Productions and the Signetics Malary Produc

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74
Ail	Inputs	101
P	Output	10ul }

HOTE
A 24 unit load (ut) is understood to be 40µA lay and -1 6mA lay


### PIN CONFIGURATION




### LOGIC SYMBOL



### LOGIC SYMBOL (IEEE/IEC)



### LOGIC DIAGRAM



### **FUNCTION TABLE**

									INF	UTS	_			_							OUTPU
8,	S <sub>2</sub>	<b>S</b> <sub>1</sub>	So	E	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D,	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	Ds	D <sub>3</sub>	D 10	D <sub>11</sub>	D <sub>12</sub>	D <sub>13</sub>	D <sub>14</sub>	D 15	7
X	X	X	×	Н	×	Х	Х	X	X	Х	X	X	×	X	X ·	X	X	X	X	×	н
L	Ł	L	L	L	L	Х	Х	X	X	X.	Х	×	×	Х	×	Х	Х	X	X	X	H
Ĺ	L	Ĺ.	Ĺ	L	н	Х	Х	×	X	X	×	X	×	X	X	Х	X	X	Х	×	Ľ
L	L	L	н	L	×	L	×	×	×	X	X	X	×	X	X	X	Х	X	X	Х	Н
L,	Ł	L	н	L	×	Н	×	X	X	×	X	Х	×	X	X	X	Х	Х	X	X	L
L	L	Н	Ł	L	X	Х	L	X	X	X	X	X	X	X	X	Х	Х	X	X	X	H
L	Ë	Н	Ĺ	l ï	X	X	н	X	Х	X	X	X	X	×	X	Х	X	X	X	X	Ł
Ĺ	ũ	н	H	Ĺ	X	X	X	L	×	X	X	X	X	X	X	X	Х	×	X	X	Η.
ī	Ē	Н	н	Ì	Х	X	X	н	×	X	X	X	Х	×	X	X	X	X	X	X	L
ī	H	1	1	١	Х	X	Х	×	L	X	×	X	X	X	X	X	X	X	×	X	H
ī	H	ī	ī	ī	x	X	X	X	н	×	X	Х	Х	X	X	Х	Х	X	X	X	i,
ī	H	ī	н	ī	Ϊ́х	X	X	X	X	Ĺ	X	×	X	×	X	X	X	X	×	×	3.4
ĩ	·ii	ī	н	1 .	ı x	X	X	X	×	Ĥ	×	×	X	×	×	×	×	×	Х	×	5
ĭ	H	ii	ï	Ιi	Ιŝ	x	x	×	X	×	L	×	×	×	X	X	Х	×	×	.3.	. H
ĩ	H	н	1	1 ī	Ιŝ	X	X	X	X	X	н	×	×	X	X	Х	X	Х	X	X	
ī	н	н	Ĥ	Ιĩ	Î	X	X	X	×	X	×	L	X	X	X	X	X	×	X	X	· H
ī	н	H	Ĥ	١٤	X	X	X	X	X	×	X	H	X	X	X	×	X	×	×	X	ţ.,
Ĥ	i	ì	1	١.	×	X	X	X	X	X	×	X	L	X	X	X	×	X	X	X	H
H	ĩ	ĩ	ī	Ιĩ	x	X	X	×	×	X	×	×	: 1	X	×	X	X	×	X	×	
H	ī	ī	н	اتَا	x	X	X	X	Х	X	X	×	х	١.	X	X	×	×	X	X	H
H	Ĺ	Ĩ.	н	Ĺ	x	X	X	×	X	X	×	×	X	Н	X	×	X	×	X	X	1
Н	Ĺ	H	L	ĺĹ	X	Χ	X	X	X	X	X	X	X	X	L	X	X	X	×	X	
Н	L	Н	Ĺ	Ī	×	Х	х	Х	X	×	X	×	X	X	н	X	×	X	X	×	2.
Н	L	н	н	L	×	X	X	×	X	×	X	×	X	X	X	L	×	×	X	X	H
н	Ĺ	н	н	L	×	×	×	X	×	X	X	×	X	Χ	X	H	X	×	. X	X	Ł,
Н	н	L	L	L	×	×	X	×	×	X	×	×	X	X	X	X	L	X	×	X	H
Н	H	L	· L	Ĺ	×	X	X	Х	X	X	X	X	X	X	X	X	H	Х	X	X	t
Н	н	L	н	L	X	Х	X	×	X	×	×	×	×	X	×	Х	X	ξ.	X	X	Н
H	н	L.	н	L	X	X	Х	×	×	X	×	X	X.	X	Х	Х	Х		X	X	L
Н	н	н	L	L	×	X	X	X	X	X	X	X	Х	X	X	X	×	Х		×	54
H	н	Н	L	L	×	X	X	Х	Х	X	Х	X	X	X	X	X	Х	X	Н	X	ί.
H	н	Н	н	Ł	×	X	X	X	×	×	X	X	Х	¥	У,	Х	X	×	X	٠.	<b>}1</b>
H	н	н	н	L	×	X	X	×	×	X	×	X	X	×	X	Х	х	X	Ж.	- (	

H = HIGH voltage level
L = LOW voltage level
X = Con't cern

### **SCL4511B**



# CMOS BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER

### **FEATURES**

- High-Current Sourcing Bipolar Outputs (Up to 25 mA)
- ♦ Latched Storage of Input Gode
- Blanking Input for Display Intensity Modulation.
- Lamp Test Provision
- Readout Blanking for Illegal Input Combinations

### DESCRIPTION

The SCL4511B provides the functions of a 4-bit storage latch, an 8421 BCD-to-seven segment decoder, and an output drive capability to source up to 25 mA of current, Lemp Test, Blanking, and Latch Enable inputs are used to test the display, turn off the display, and store a BCD code, respectively. It can be used with LED, incandepent, fluorescent, ges discharge, or liquid crystal readouts either directly or indirectly.


Applications include counter display drivers, seven-segment decimal display, and various clock, watch, and timer uses.

### TRUTH TABLE

LE	81	7	٥	С	8	A	•	b	¢	đ	•	1	9	DISPLAY
×	×	•	×	×	×	×	1	1	1	1	1	1	1	8
×	0	1	×	×	×	X	0	0	0	0	۵	0	0	Bienk
0	1	1	0	0	0	0	1	1	1	1	1	1	0	0
0	1 1	1	0	0	0	1	٥	1	1	٥	0	0	0	1 1
0	1	1	0	Q	1	0	1	1	٥	1	1	0	1	2
0	1	1	0	O	1	1	1	ι	ı	1	٥	٥	1	3
0	1.	1	0	1	0	0	0	1	ī	0	0	1	1	4
0	1	1 1	0	1	0	1	1	0	1	1	0	1	1	5 !
0	[ 1 ]	1 1	0	1	1	0	٥	0	1	1	1	1	1	6
٥	1	3	٥	1	1	1	1	t	1	٥	0	0	0	, ,
٥	_	1	1	٥	0	0	1	1	7	1	1	1	1	
0	1	1	1	0	٥	1	1	1	1	0	٥	1	- 1	9
0	1.5	1	1	Ģ	-1	0	0	Q	٥	0	Q	0	0	Biank
0		1	1	0	1	1	0	0	0	0	0	0	0	Blank
0	1	1	1	ı	0	0	0	0	0	0	0	0	0	Blank
0	1 1	1	1	1	0	1	0	0	0	0	٥	Q	0	Blank
0	1 1	1	1	1	1	0	٥	0	0	٥	٥	٥	٥	Blank
0		_ <u>1</u> _1	1	t	1	1	0	0	q	0	٥	0	0	Blank
	1	1	×	×	X	X				•				•

- X Don't care
- Depends upon the BCD code applied during the 0 to 1 transition of LE.

### BLOCK DIAGRAM




### CONNECTION DIAGRAM (all packages) Segment Outputs αg∨ 15 14 13 12 11 SCL4511B Add suffix for package: 16-oin Cerdio C O 36 pin Ceramic t6 am Epoxy 16 Jin Flat Chia

### RECOMMENDED OPERATING CONDITIONS

### For maximum reliability:

DC Supply Voltage V<sub>DD</sub> - Y<sub>SS</sub> 3 to 15 Vdc
Operating Temperature T<sub>A</sub>
C, D, F, H Device -55 to +125 °C
E Device -40 to +85 °C



Typical P-Channel Source Current Characteristics

The maximum continuous (worst case) deleted output drive current applies to a single output with all other outputs sourcing an equal amount of current. Operation above the derating curve at a given temperature is not recommended.

# 74LS373, 74LS374, S373, **S374** Latches/Flip-Flops

'373 Octal Transparent Latch With 3-State Outputs '374 Octal D Flip-Flop With 3-State Outputs **Product Specification** 

### Logic Products

### **FEATURES**

- 8-bit transparent latch --- '373
- · 8-bit positive, edge-triggered register -- '374
- 3-State output buffers
- . Common 3-State Output Enable
- Independent register and 3-State buffer operation

### DESCRIPTION

The '373 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Latch Enable (E) and Output Enable ( OE) control gates.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS373	19ns	24mA
745973	10ns	105mA
74LS374	1908	27mA
74\$374	Bris	116mA

### ORDERING CODE

PACKAGES	COMMERCIAL RANGE  VCC = 5V + 5%; TA = 0°C to +70°C
Plastic DIP	N74LS373N, N74S373N, N74LS374N, N74S374N
Plastic SOL-20	N74LS373D, N74S373D, N74LS374D, N74S374D

### NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Date Manual


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	745	74LS
All	Inputs	1Sul	1LSul
All	Oulputs	10Sc/	JOLSul


### NOTE:

Where a 74S unit load (Sul) is 50 μΑ ξ<sub>H</sub>, and + 2 0mA l<sub>IL</sub>, and ii 74, S unit load (ESul) is 20 μΑ ξ<sub>H</sub>, and + 0 4mA


### PIN CONFIGURATION



### LOGIC SYMBOL



### LOGIC SYMBOL (IEEE/EC)



### Latches/Flip-Flops

The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is HIGH. The latch remains transparent to the data inputs while E is HIGH, and stores the data present one set-up time before the HIGH-to-LOW enable transition. The enable gate has hysteresis built in to help minimize problems that signal and ground noise can cause on the latching operation.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable (OE) controls all eight 3-State buffers independent of the latch

operation. When  $\overrightarrow{OE}$  is LOW, the latched or transparent data appears at the outputs. When  $\overrightarrow{OE}$  is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.


The '374 is an 8-bit, edge-triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the Clock (CP)-and Output Enable (OE) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred


to the corresponding flip-flop's Q output. The clock buffer has hysteresis built in to help minimize problems that signal and ground noise can cause on the clocking operation.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable (ŌE) controls all eight 3-State buffers independent of the register operation. When ŌE is LOW, the data in the register appears at the outputs. When ŌE is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.

### LOGIC DIAGRAM, '373



### LOGIC DIAGRAM, '374



### MODE SELECT - FUNCTION TABLE '373

		INPUTS		NOTEDIAL DEGICATED	OUTPUTS
OPERATING MODES	ÖE	E	D <sub>n</sub>	INTERNAL REGISTER	Q <sub>0</sub> - Q <sub>7</sub>
Enable and read register	L L	н н	L H	L H	Н
Latch and read register	L	L	l h	H	는 . H
Latch register and disable outputs	H H	L	i h	Н	(Z) (Z)

## 74LS138, S138 Decoders/Demultiplexers

1-Of-8 Decoder/Demultiplexer Product Specification

### **Logic Products**

### **FEATURES**

- Demuitiplexing capability
- Multiple input enable for easy expansion
- a ideal for memory chip actual decoding
- Direct replacement for Intel 3205 DESCRIPTION

The '138 decoder accepts three binary weighted inputs (A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>) and when enabled, provides eight mutually exclusive, active LOW outputs  $(\delta - 7)$ . The device features three Enablu Inputs: two active LOW  $(E_1,\ E_2)$  and one active HIGH  $(E_3)$ . Every output will be HIGH unless  $E_1$  and  $E_2$  are LOW and  $E_3$  is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 linus) decoder with just four '138s and one invertor.

The device can be used as an eight output demultiplexer by using one of the active LOW Enable inputs as the Data input and the remaining Enable inputs as atrobes. Enable inputs not used must be permanently tied to their appropriate active HIGH or active LOW state.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS138	20ns	6 3mA
74S138	7ns	49mA

### ORDERING CODE

PACKAGES	COMMERCIAL RANGE VCC = 5V 15%; TA = 0"C to +76"C
Plastic DIP	N74\$13874, N74L\$138N
Plustic SO	N/4LS136D, N/4S138D

For information regarding devices procussed to Military Specifications are the Sympton Military Products Data Manual


### INPUT AND OUTPUT LOADING AND FAN-CUT TABLE

PINS	DESCRIPTION	745	741.5
Ail	trynits	15.04	11 Sui
All	Outputs	10%ul	101 Set


HOTE


Where a 74S unit kied (Sol) is 50µA (<sub>ac mild</sub> = 2 0mA (<sub>ac</sub>, and a 74LS unit load (cSol) is 20, A <sub>six</sub> and = 0.4 mA

### PIN CONFIGURATION









### **FUNCTION TABLE**

		INP	LTE			OUTPUTS							
E,	Ľ,	£,	As	A <sub>1</sub>	Az	ō	7	2	3	1	В	ı	7
н	x	X	Х	×	х	Н	н	н	н	н	н	н	ж
х	н	X	×	x	x	н	н	н	H	н	H	н	14
X	x	L	×	х	x	н	H	н	H	H	14	24	F5
L	L	н	L	L	L.	L,	H	н	н	н	Ħ	H	H
L	L	н	н	L	L	н	1	н	н	Н	н	H	H
L	L	н	Ł	н	L	н	H	L	н	н	H	н	H
L	L	*H	н	н	L	н	н	н	L	H	H	н	H
L.	L	н	L	L	H	н	H	н	H	L	H	H	· 74
L	L	н	н	L.	н	н	н	н	н	н	L	H	H
L	L	н	L	H	Н	н	н	H	н	н	H	Ļ	H
L	L	н	н	н	н	н	н	н	н	н	н	H	L.

## 7404, LS04, S04 Inverters

Hex Inverter Product Specification

### **Logic Products**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7404	1005	12mA
74LS04	9 5ns	2 4mA
74504	3ns	22mA

### ORDERING CODE

	JADEUIII CODE			
ſ		COMMERCIAL RANGE		
١	PACKAGES	V <sub>CC</sub> = 5V 15%; Y <sub>A</sub> = 0°C to +7C°C		
	Plastic DIP	N7404N, N74LS04N, N74S04N		
	Plastic SO	N74LS04D, N74S04D	:	

For information regarding devices processed to Military Specifications, see the Signetics Military Products

## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

	DINE	DESCRIPTION	74	745	74LS
Ì	PINS	Input	1ul	1Sul	1LSul
	<del></del>	Output	10u	10Sul	10LSuf
	Y	Cotput	<u> </u>		<u></u>


Where a 74 unit load (ut) is understood to be 40 $\mu$ A l $_{\rm H}$  and = 1.6mA  $l_{\rm H}$ , a 74S unit load (Sul) is 50 $\mu$ A l $_{\rm H}$  and =20mA  $h_L$  and 74LS unit load (LSuI) is 20μA  $h_H$  and =0.4mA  $_{\odot}$ 

### **FUNCTION TABLE**


ТОЧИ	OUTPUT		
A	Y		
L	н		
н	L		

H - HIGH voltage level L - LOW voltage level


### PIN CONFIGURATION



### LOGIC SYMBOL



### LOGIC SYMBOL (IEEE/IEC)



In addition to the standard application of multiplexers in data conversion techniques, these bircuits can also be used in generating logic select inputs as the first three variables, any combination of A, B, and C will select a data input (assuming the output is enabled). For each combi-