


SYSTEM CONTROLLER USING 8088

Project Report

D-192A

SUBMITTED IN PARTIAL FULFILMENT OF THE REQUIREMENTS FOR THE AWARD
OF THE DEGREE OF BACHELOR OF ENGINEERING IN ELECTRICAL
AND ELECTRONICS ENGINEERING OF THE BHARATHIAR UNIVERSITY COIMBATORE - 641 046



1990 - 91

SUBMITTED BY

T. S. SARANGARAJAN
N. FATHIMAPARVIN
N. SURESH

UNDER THE GUIDANCE OF

Dr. K. A. PALANISWAMY
B.E., M.Sc. (Eng), Ph.D.,
M.I.S.T.E., C. Eng (I), F.I.E.,

MISS. C. AMUTHAVALLI B.E.

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

KUMARAGURU COLLEGE OF TECHNOLOGY

COIMBATORE - 641 006

Department of Electrical and Electronics Engineering
Kumaraguru College of Technology
Coimbatore - 641 006

Certificate

This is to certify that the report entitled System Controller Using
μP-8088 has been submitted by

Mr./ Miss _____

In partial fulfilment for the award of Bachelor of Engineering
in the Electrical and Electronics Engineering branch of the Bharathiar
University, Coimbatore-641 046 during the academic year 1990-91

C. Anilveli
Guide

Dr. K. A. PALANISWAMY, B.E,M.Sc,Engg.,P.G.
M.I.T.E.C.Engg. (U.P.T.B.E)
Professor and Head
Department of Electrical Engineering,
Kumaraguru College of Technology,
Coimbatore - 641 006

Certified that the candidate was examined by us in Project Work
Viva-Voce examinations held on _____ and the University
Register No was _____

Internal Examiner

D. L. S. S.
External Examiner
Q. P. J.

ACKNOWLEDGEMENT

We are profoundly grateful to our project guides

Dr.K.A.Palaniswamy B.E., M.Sc.(Engg.), Ph.D., M. I. S. T. E., C.Eng(I), F.I.E., Professor and Head of Department of EEE and **Miss C.Amuthavalli** B.E., for their valuable guidance and encouragement which has brought success to this project.

We thank our Principal **Prof. R.Palanivelu** B.E., M.Sc.(Engg.) M. I. S. T. E., MISPRS, for providing all facilities to carry out this project in the College.

We would be failing in our duty if we do not thank **Dr.M.Jayaprakasham** B.Sc.(Ag.), M.Sc., Ph.D., of Tamil Nadu G.D.Naidu Agricultural University, Coimbatore who has provided us with his PC for developing PCB circuitry.

Last but not least we would like to thank members of staff and laboratory technicians of EEE Department who helped us directly or indirectly resulting in the completion of this project.

SYNOPSIS

The latest development in Computer technology is the 'MICROPROCESSOR', a device that has all the function of the central processing unit of a computer on one or a few tiny pieces of silicon. Such a device can fetch instruction from memory, decode it and execute them, perform arithmetic and logical operations, accept data from input devices and send results to output devices.

There are many types of microprocessors, 8-bit microprocessors are commonly used for control and measurement applications. In this project an 8-bit microprocessor kit using 8088 chip is designed and fabricated. The monitor program is developed and stored in the EPROM.

This project model can be used as a trainer kit for practicing 8086/8088 software programs. This kit can also be used for control purposes like temperature, flow, pressure etc. The main chip used is Intel 8088.

CONTENTS

Chapter		Page
	SYNOPSIS	
1	INTRODUCTION	1
1.1	Evolution of Microprocessors	1
1.2	Advantages of 8088	2
2.	8088 MICROPROCESSOR	3
2.1	The Architecture	3
2.2	The Pin out Details of 8088	7
2.3	Modes of Operation	8
2.4	Instruction set of 8088	9
2.5	Addressing Modes	11
3.	HARDWARE	17
3.1	Chips used	17
3.2	Hardware Reset	19
3.3	Keyboard and Display Interface	19
3.4	Program Testing	20
3.5	Keyboard Monitor Command Supply	20
3.6	Programmable Peripheral Interface Devices	21
3.7	Interrupts	21
4.	PROGRAMMING EXAMPLES	30
4.1	Binary Multiplication	30
4.2	Transfer of One Page of FF bytes	31
4.3	Unpacked BCD Numbers Division	31

4.4	Time Delay Routine	32
4.5	To Find Out Average	32
5.	CONCLUSION	34
	REFERENCES	35
	APPENDIX A	36
	APPENDIX B	43

LIST OF FIGURES

Fig. 2.1	Block Diagram of 8088 Architecture	14
Fig. 2.2	Pin Out Diagram of 8088	15
Fig. 3.1	Timing Circuit for 8088	22
Fig. 3.2	Buffering and Latching of 8088 Address and Data Lines	23
Fig. 3.3	Memory Connection for 8088	24
Fig. 3.4	Programmable Peripheral Interface	25
Fig. 3.5	Keyboard and Display Interface	26

LIST OF TABLES

Table 2.1	Addressing Possibilities using Code Segment Base Pointer and Index Registers	16
Table 3.1	Display Segement Control	27
Table 3.2	Key Codes	28
Table 3.3	Specification	29

CHAPTER I

INTRODUCTION

Microprocessor is now used in every walk of life. It is CPU along with some registers fabricated in a single chip by very large scale integration (VLSI).

As microprocessors are small in size they form a part of the system. Another feature is that as microprocessors are used to perform single task they have fixed program and hence the programs are stored in permanent medium or read only memory (ROM). Microprocessors often perform real-time task like continuous monitoring of frequency and giving alarm when there is a deviation in frequency from the required value in generating station.

1.1 Evolution of Microprocessor:

The first microprocessor was designed by Intel in 1971. It was a 4 bit microprocessor (INTEL 4004). In 1973 Intel released the first 8-bit microprocessor Intel 8080. The improved version of 8080, Intel 8085, was released later by intel. There are many 8 bit microprocessor released by other companies like Z-80, Motorolas 6800 etc.

In 1978 the first 16-bit microprocessor Intel 8086 was released. The intel then released 8088 which is a 8-bit version of 8086. It has only 8-bit output data path but 16 bit internal data path. Hence 8088 microprocessor has power of 16 bit microprocessor but simplified hardware.

The 8088 has many built-in functions like multiplication, division etc. which makes it more easy to be operated than any other 8 bit microprocessor. It is also faster in operation than any other 8 bit microprocessor.

1.2 Advantages of 8088

1. Writing software is easy.
2. As there are many built-in functions, number of software steps will be less.
3. It is very fast when compared to other 8 bit microprocessor.
4. Hardware is simpler than 8086.
5. The memory accessing capacity of 8088 is 1 mega byte which is 16 times greater than memory accessing capacity of any other 8 bit microprocessor.

CHAPTER II

8088 MICROPROCESSOR

Intel 8088 is 8 bit version of 8086. It is used as CPU in IBM Personal computers and several compatible personal computers.

2.1 Architecture:

An 8088 has just 8 bit external data bus and a 16 bit internal data path. However in order to have upward compatibility with 8085 and other 8 bit microprocessors both bytes and word operation are possible. Another feature of 8088 is that while instructions are fetched from program memory, these are temporarily kept stored inside its so-called bus interface unit (BIU). Up to four bytes in a queue can be held in it, while the execution of the fetched instructions is taking place. Thus, unlike the 8085, it can fetch an instruction even before a fetched instruction is executed. This is called a 'pipeline' architecture and speeds up the program execution. The 8088 will begin its fetching instruction codes as soon as one or more bytes in the queue gets empty.

The architecture of 8088 is given in Fig.2.1

The maximum memory address range of the 8088 is one megabyte. Address lines A15 to A19 are for this purpose. However at one stretch, one can access only a 64 k within this one megabyte space. But one should not think that this one megabyte is partitioned into 16 blocks of 64 k each. The partitions can be anywhere and may even overlap.

These partitions are called 'Segments'. The beginning address of a segment in this one megabyte space can be chosen by 16 bits. For example, let us choose the beginning of the segment at 12340. Then the extent of this segment is from

Beginning address	1	2	3	4	0	(HEX)
to	+ F	F	F	F		
End address	2	2	3	3	F	

A segment beginning address must have a 0 at its last digit. In the above, it was 1 2 3 4 0. Thus a segment and the next can overlap upto as small as 16 bytes. Out of the 20-bit memory address, the last four bits are always zero for the beginning address of a segment.

There are four segment registers in the 8088 to contain this information about the beginning address. They are called:

- CS Code segment This segment is for the program codes.
- DS Data segment This segment is the area of memory where data resides.
- SS Stack segment This segment is used as stack.
- ES 'Extra' segment This is an 'Extra' segment used for data in those cases where data has to move from one block to another.

2.1.1 Registers:

Apart from four segment registers, remaining registers are similar to that of 8085 registers. They are:

AX	AL
BX	BL
CX	CL
DX	DL

Each of which are 8 bits wide. For word operation we use the following registers.

AL	+	AH	=	AX
BL	+	BH	=	BX
CL	+	CH	=	CX
DL	+	DH	=	DX

Similar to that of Z80 and 6800, 8088 is also provided with index registers. The 16 bit word size registers used for indexing which are useful for memory reference, are:

Source	Index	register	SI
Destination	Index	register	DI and
Base	Pointer	register	BP

The stack pointer (SP) and the program counter (PC) are similar to that of 8085.

Table 2.1 shows the addressing possibilities using code segment, Base pointer and index registers.

The flag register of 8088 has the following 2 bytes.

X	X	X	X	TF	DF	JF	OF	S	Z	X	AC	X	PE	X	C
11	10	9	8	7	6						4		2		0

The first 7 bits resembles the corresponding flag bits of 8085.

The bits 8 to 11 of the flag register indicate the following:

8	OF	-	Overflow
9	IF	-	Interrupt enable.
10	DF	-	Direction
11	TF	-	Single step trap.

2.2 Pin out details of 8088:

Pin out diagram is given in Fig. 2.2. The details are given below

Pin 1	and 20	-	ground
Pin 2	to 8	-	address lines A14-A8
Pin 9	to 16	-	address data lines AD ₇ -AD ₀
Pin 17	-		NMI (Non Maskable interrupt)
Pin 18	-		INTR (interrupt Request)
Pin 19	-		Clock (5 MHz from 8284)
Pin 21	-		Reset (5 MHz from 8284)
Pin 22	-		Ready (5 MHz from 8284)
Pin 23	-		TEST (Active Low) Execution continues if Low otherwise, processor waits in an ideal state.
Pin 24	-		INTA (Interrupt Acknowledge) Active, Low

Pin	25	-	ALE (Address Latch Enable)
Pin	26	-	DEN (Data Enable Active LOW)
Pin	27	-	DT/R (Data transmit/Receive)
Pin	28	-	IO/M If High transfer of data between μP & I/O port If Low with memory
Pin	29	-	WR (Write Active Low)
Pin	30	-	HLDA (Hold Acknowledge)
Pin	30	-	HOLD
Pin	32	-	RD (Read active low)
Pin	33	-	MN/MX (If high operates in minimum mode. If LOW operates in maximum mode).
Pin	34	-	SSO
Pin	35-39	-	Address lines A19-A15.
Pin	40	-	VCC (+5V)

2.3 Modes of operation:

There are two modes of operating 8088.

- a) Minimum mode
- b) Maximum mode

With the pin No. 33 tied to 5V the 8088 works in its so-called 'Minimum system' Hardware configuration i.e., in this mode it works independently like other 8 bit microprocessors.

If pin 33 is low the 8088 operates in maximum mode. In this mode 8088 works as one member of a bigger family of multiple microprocessor chips. The 8088 has built in logics to handle bus access priorities in such multiple chip systems. In such systems each processor will have its own memory and each can also share a common memory.

In this project the 8088 is made to operate in minimum mode.

2.4 Instruction set of 8088:

There are around 75 instruction mnemonics in 8086-8088 set. They can be grouped as

2.4.1 DATA MOVEMENT INSTRUCTIONS:

The instruction is used to transfer data from register to register or register to memory. This instruction has both byte and word operations.

e.g. MOV AX, BX i.e., Move contents of BX to AX

XCHG AX, (0500) Move contents of 0500, 0501 to AX



2.4.2 Arithmetic Instructions

These instructions are used to perform arithmetic operations like addition, subtraction, multiplication and division between registers or register and a memory location.

e.g. MUL CL Multiply AL with CL & store the result in AL

2.4.3 Logical Instructions:

These instructions perform logical operations like AND, NOT, OR and EXOR.

e.g. AND AL, OFH

ANDs AL with hexa number OF & stores the result in AL.

2.4.4 Shift and Rotate Instruction:

The rotate instruction is used to shift left or right the contents of any register or even a memory byte. To shift the contents of any register left more than once the CL is loaded with that count. The following instruction performs the required shift.

ROL "Memory/REG", CL



2.4.5 CALL, Return and Jump Instructions:

CALL instruction is used to call a subroutine. RETURN instruction is the last statement of the subroutine which transfers the control to the next instruction of CALL statement. There are two types of jump instructions.

Unconditional instruction:

This instruction transfers the control to address given along with the opcode for unconditional jump instruction.

e.g. JMP 07H

Conditional instruction:

These instructions transfer the control if certain condition is satisfied. There are about 17 conditional jump instructions.

e.g. JZ Jump if zero flag is set

JG Jump on greater

The opcode & corresponding instruction are given in appendix B.

2.5 Addressing Modes:

The 8088 uses 5 addressing modes. These are discussed below.

Direct addressing:

In this type of addressing the address is part of instruction.

e.g. MOV AL, (0500)

This transfers contents of memory address 0500 to register AL.

2.5.2 Register Direct:

In this type of instruction the particular register is directly specified along with the instruction

MOV BL, CH

transfers contents of CH to BL

2.5.3 Register Indirect:

In this type of addressing the register containing the address, where the data is present is given along with the instruction.

ADD AL, (BX)

This instruction adds contents of AL with the contents of memory address given in BX.

2.5.4 Immediate Addressing:

The actual data forms a part of instruction in immediate addressing.

e.g. MUL C & OFH

This instruction multiplies contents of CL with hexa number & stores the result in CL.

2.5.5 Index Addressing:

Indexed addressing means that the CPU adds the contents of an index register to the address supplied with the instruction in the order to find the effective address.

e.g. MOV CL, (BX)+(SI)

This instruction transfers contents of memory address given by the sum of contents of registers BX & SI to register CX.




FIG. 2.1. BLOCK DIAGRAM OF 8088 ARCHITECTURE.




FIG.2.2 : PINOUT DIAGRAM OF 8088.

TABLE 2.1: ADDRESSING POSSIBILITIES USING CODE SEGMENT
BASE POINTER AND INDEX REGISTERS.

Memory Reference	Segment Register	Base Register	Index Register	Possible Displacements			Assembly Language Operand Mnemonic
				16-Bit Unsigned	8-Bit High-order Bit Extended	None	
Normal Data Memory Reference	DS (Alternate* CS,SS or ES)	None	SI	*	*	*	SEE INSTRUCTION SET
			DI	*	*	*	
		BX	SI	*	*	*	
			DI	*	*	*	
			None	*	*	*	
	DS	None	None	*			
	SS (Alternate* CS,DS or ES)	BP	SI	*	*	*	
			DI	*	*	*	
			None	*	*		
Stack	SS	SP	None				
String Data	DS	None	SI				
	ES	None	DI				
Instruction Fetch	CS	PC	None				
Branch	CS	PC	None		*		
I/O Data	DS	DX	None				

CHAPTER III

HARDWARE

The hardware part consists of designing the circuit and fabrication of a PCB for the circuit with selected support chips.

3.1 Chips Used:

Main chip

Intel 8088 with clock rating 5 MHz. The detailed specification are given in Table 3.1

Support chips

8284 - Clock generator

The 8088 does not have an internal clock. So an external clock generator 8284 is used. A 15 MHz crystal oscillator is used. This 15 MHz is divided by three and three 5 MHz signals are fed as input to the Reset, RDY and CLK of 8088. The pin 2 of 8284 gives a signal of 2.5 MHz which is used for other peripheral devices such as 8279.

Fig. 3.1 illustrates Timing Circuit for 8088 using 8284.

74 LS 245:

This is used as a Buffer for I/O lines from the main IC 8088.

74 LS 373:

This is used for latching the lower 8 address bits ($AD_0 - AD_7$).

The Fig 3.2 gives the buffering & latching circuitry for 8088 using LS 245 & LS 373.

74 LS 155:

This is 1 out of 8 decoder used as memory chip selector.

2732:

4 KB EPROM used to store monitor program.

6116:

RAM 4KB User Free.

The memory connection for 8088 is given in Fig.3.3

8253:

TIMER

8255

Programmable peripheral Interface

The Fig 3.4 illustrates how 8255 is connected

8279:

For key board and display routines.

FND 507:

7 segment LED display.

The keyboard & display interfacing circuit is given in Fig.3.5

3.2 Reset:

The reset key causes a hardware reset and starts the monitor. If this key is pressed it passes a low signal to pin 11 of the 8284. This resets 8088 i.e. the code segment is initialized to FFFF. Hence the monitor program is written from FFFF. On pressing Reset Key "8088 µ P." sign is displayed.

3.3 Key Board and Display Interface:

The 8088 keyboard and display is controlled by IC8279. It is programmed to operate in encoded keyboard with two key lockout and 8 bit character with left entry mode. The keyboard reading is implemented through polling the 8279 status.

The 8279 can be addressed as follows:

8279 control Address-0E19H

8279 Data Address-0E18H

The display consists of 6 number of seven segment LED displays separated into two fields. The left field comprising 4 LEDs is called as address field and the right field comprising

two LEDs is called as data field. The 4 bit address is displayed in address field and the opcode or data is displayed in data field.

The correlation between the individual bits and the display segments is given in table 3.2.

3.4 Program Testing

For testing programs using this kit the program is loaded in RAM. To load the program into RAM, "EXAM MEM" key is first pressed and then starting address is loaded. The data i.e. opcode is loaded after pressing "NEXT" key. The data or opcode is entered in the subsequent address field after pressing "NEXT" key. On pressing "PRV" key the address is decreased by 1.

For execution of program following keys are to be pressed.

GO	STARTING ADDRESS	EXEC
----	---------------------	------

3.5 Keyboard Monitor Command Supply:

COMMAND	FUNCTION/FORMAT
Examine/modify memory	Displays/Modifies the contents of memory location
	EXAM MEM "ADDR" NEXT

Examine/Modify Register	Displays/Modifies 8088 register contents
	EXAM REG "HEXPAD"
GO	Transfer control from monitor to user program
	GO (ADDR) EXEC

3.6 Programmable Peripheral Interface Devices:

The kit has two number of 8255A. Each 8255A consists of a command port and three 8 bit programmable input/output ports called PortA, PortB, and PortC. These 8255 are completely available to user. The port signals are available on connector J1 and J2.

3.7 Interrrrupts:

There are two hardware interrupts INTR and NMI both built within the chip.

NMI - Non Maskable Interrupt

INTR - Interrupt request

An interrupt caused by signal applied to one of these inputs is referred to as hardware interrupt.

A second source of interrupt is software interrupt. This is got by executing the interrupt instruction INT.

Another type of software interrupt is 'Interrupt on overflow'. The mnemonic for this instruction is INTO. This interrupt is enabled if overflow flag is set to 1. There is another interrupt called as 'TYPE 0 INTERRUPT' which is enabled when a number is tried to be divided by zero.

A programmable interrupt controller 8259 can be connected to this kit to have more hardware interrupts.




FIG: 3.1 TIMING CIRCUIT FOR 8088




Fig 3.2 Buffering And Latching Of 8088 Address And Data Lines




FIG. 3.3: MEMORY CONNECTION FOR 8088.




FIG. 3.4 PROGRAMMABLE PERIPHERAL INTERFACE




Fig. 3.5. KEYBOARD AND DISPLAY INTERFACE

TABLE 3.1 DISPLAY SEGMENT CONTROL.


	CPU DATA BUS	D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0
	8279 OUTPUT	A_3 A_2 A_1 A_0 B_3 B_2 B_1 B_0
	SEGMENT ENABLED	d c b a dp g f e
		Bit = 1 Corresponding segment is ON = 0 Corresponding segment is OFF

Table 3.3 Key and Its Corresponding Code

Serial No.	Key	Corresponding Code (HEXA)
1	0	00
2	1	01
3	2	02
4	3	03
5	4	04
6	5	05
7	6	06
8	7	07
9	8	08
10	9	09
11	A	0A
12	B	0B
13	C	0C
14	D	0D
15	E	0E
16	F	0F
17	RESET	10
18	NEXT	11
19	PRV	12
20	GO	13
21	EXEC	14
22	BLK MOV	15
23	EXAM MEM	16
24	EXAM REG	17

Table 3.1 Specification

CPU :- 8088 operated at 5 MHz

Memory:-

4KB FIRMWARE in 2732

4KB USER FREE RAM 6116

4KB EPROM 2732

Peripherals:-

8279:-

To control 24 keys keyboard and 6 digit 0.5" seven segment LED display.

8253:-

Programmable interval timer

8255:-

(2 numbers) These are available to user.

Power supply:-

5V ($\pm 0.1V$), 1A

CHAPTER IV

PROGRAMMING EXAMPLES

Five programs illustrating typical 8088 instructions are given in this chapter.

4.1 Binary Multiplication:

The binary multiplication and division can be done directly in 8088 as they have built in function codes for these operations.

The following program performs 16 bit multiplication

Address	OPcode	Mnemonic
0400	BB 00 05	MOV BX,0500
0403	8B 07	MOV AX, (BX)
0405	43	INC BX
0406	43	INC BX
0407	F7 27	MUL AX, (BX)
0409	86 C4	XCHG AX, AL
040B	86 D6	XCHG DX, DL
040D	89 16 04 05	MOV 0504, DX
0411	A3 06 05	MOV 0506, AX
0414	F4	HLT

The 16 bit multiplier and multiplicand are to be entered from the memory address 0500.

The result will be in memory locations 0504, 0505, 0506 and 0507.

Sample problem

(0500) = E8 (0501) = 03 (0502) = E8 (0503) = 03

Result

(0504) = 00 (0505) = 0F (0506) = 42 (0507) = 40

Replacing instruction MUL by DIV in the above program 16 bit division can be performed.

5.2 Transfer of One Page of FF Bytes:

This program transfers the contents of 05 page in RAM to 06 page.

Address		Opcode	Mnemonic
0400		BE 00 05	MOV SI, 0500
0403		BF 00 06	MOV DI, 0600
0406		B9 FF 00	MOV CX, 00FF
0409		FC	CLD
040A	pt P	A4	MOV DI, SI
040B		E2 FD	LOOP P
040D		F4	HLT

4.3 Unpacked BCD Numbers Division:

This program divides an unpacked BCD number with another unpacked BCD number.

Address	Opcode	Mnemonic
0400	B8 06 05	MOV AX, 0605
0403	B3 08	MOV BL, 08
0405	D5 0A	AAD
0407	F6 F3	DIV BL
0409	A3 00 05	MOV 0500, AX
040C	F4	HLT

Result will be in 0500

(0500) = 07

4.4 Time Delay Routine:

This is subroutine when called will delay the execution.

Address	Opcode	Mnemonic
0400	50	PUSH AX
0401	9C	PUSH F
0402	B8 09 FF	MOV AX, FF09
0405 pt P	48	DEC AX
0406	75 FD	JNZ to pt A
0408	9D	POP F
0409	58	POP AX
040A	C3	RET

4.5 To Find the Average:

Address	Opcode	Mnemonic
0400	BE 00 05	MOV SI, 0500
0403	B9 0B 00	MOV CX, 0B00
0406	51	PUSH CX

0407	TOP	02 04	ADD AL, (SI)
0409		80 D4 00	ADC AH, 00
040C		46	INC SI
040D		E2 F8	LOOP to TOP
040F		59	POP CX
0410		F6 F1	DIV CL
0412		A3 50 05	MOV AX, 0550
0415		F4	HLT

The numbers to be averaged are stored in 0500 onwards.

Address

0500	01 02 03 04 05 06 07 08 09 0A 0B
------	----------------------------------

The result 41H is stored in memory location 0550.

To use this kit for any application the relevant software program is to be written in EPROM with starting address anywhere between 8000 to 9FFF. The corresponding interfacing unit are to be interfaced.

CONCLUSION

An 8088 system controller has been designed and fabricated successfully. Number of programs have been tested on this kit.

The kit developed can be used as a trainer kit to practice 8086/8088 software programs. The program is to be loaded in RAM with starting address anywhere between 0000 to 1FFF and executed by pressing relevant keys as discussed in chapter III.

To use this kit for control applications the software is to be written in EPROM chip with starting address anywhere between 8000 to 9FFF. The EPROM is to be placed in the socket provided in the kit and corresponding interfacing unit is to be interfaced.

The advantage of 8088 is that there are more built in function in 8088 compared with any other 8 bit microprocessors. This reduces the number of software steps and hence speeds up the execution. The clock frequency of 8088 is also greater than clock frequency of any other 8 bit microprocessor. This reduces the time required to execute a program.

REFERENCES

1. DOUGLAS V.HALL "Microprocessor Interfacing Programming and Hardware", McGraw Hill 1986.
2. K.PADMANABHAN AND S.ANANTHI "An 8088 Microprocessor Board", Electronics for you Jan. 1986. p. 50-66.
3. ALBERT PAUL MALVINO AND DONALD P. LEACH "Digital Principles and Applications", McGraw Hill 1985.
4. DOUGLAS V. HALL "Microprocessors and Digital Systems", McGraw Hill 1983.
5. ALBERT PAUL MALVINO "Digital Computer Electronics An Introduction to Microcomputers" Tata McGraw Hill 1983.
6. LANCE A LEVENTHAL " Introduction to Microprocessor Software, Hardware and Programming", Prentice Hall of India 1983.
7. ADITYA P MATHUR "Introduction to Microprocessors" Tata McGraw Hill 1984.
8. HARRY GARLAND " Introduction to Microprocessor System Design", McGraw Hill 1979.
9. LIU GIBSON "Microprocessor and Microcomputing The 8086, 8088 Family Architecture, Designing and Programming". PTH 1987.

APPENDIX A

MONITOR PROGRAM

Label

Initialization of 8279:-

```
MOV DX, 0E19  
MOV AL, 0000000B  
OUT DX, AL  
MOV AL, 00111001B  
OUT DX, AL  
MOV AL, 11000000B  
OUT DX, AL  
Display of message "8088 µP"  
MOV CH, 8088  
CALL ADDISP  
MOV AL, 90H  
MOV DX, 0E19H  
OUT DX, AL  
MOV DX, 0E18H  
MOV AL, E4  
OUT DX, AL  
MOV AL, EC  
OUT DX, AL  
Examine memory and GO  
START MOV AL, 01000000B  
MOV DX, 0E19  
OUT DX, AL  
MOV DX, 0E18
```

```

        IN AL, DX
        CMP AL, 16H
        JZ, EXAM MEM
        CMP AL, 12H
        JZ, GO
        JMP START
                                Examine memory
        CALL ADDRESS

NEXT      MOV BX, AX
        MOV CL, (BX)
        MOV CH, CL
        MOV AL, CL
        MOV CL, 04H
        ROL CH, CL
        AND CH, 0FH
        MOV CL, AL
        AND CL, 0FH
        CALL DATADISP

LOOP      CALL KEY
        CALL NPCMP
        MOV CH, CL
        MOV CL, AL
        CALL DATADISP
        JMP LOOP1

        Compare
COMPARE   CMP AL, 10H
        JS RETURN
        JMP ERROR

RETURN    RET

```

SUBROUTINES

```
NPCMP      CMP AL, 11H
           JZ NEXT1
           CMP AL, 15H
           JZ PREV1
           CMP AL, 12H
           JZ GO
           CALL COMPARE
           RET

NEXT1      MOV AL, CL
           MOV CL, 04
           ROL CH, CL
           ADD AL, CH
           MOV (BX), AL
           INC BX
           CALL ADDISP
           JMP NEXT

PREV1      MOV AL, CL
           MOV CL, 04
           ROL CH, CL
           ADD AL, CH
           MOV (BX), AL
           DEC BX
           CALL ADDISP
           JMP NEXT
```

ADDRESS MOV CX, 0000H
CALL ADDISP
CALL DATADISP
CALL KEY
CALL COMPARE
ADD CL, AL
CALL ADDISP
MOV BH, CL
CALL KEY
CALL COMPARE
MOV BL, CL
MOV CL, 04
ROL BL, CL
MOV CL, BL
AND CL, 0F
ADD CL, AL
CALL ADDISP
CALL KEY
CALL COMPARE
MOV CH, BH
MOV BL, CL
MOV CL, 04
ROL BL, CL
MOV CL, BL
ADD CL, AL
CALL ADDISP
RET

```
ERROR      MOV DX, 0E19H
           MOV AL, 93H
           OUT DX, AL
           MOV DX, 0E18H
           MOV AL, 97H
           OUT DX, AL
           MOV AL, 05H
           OUT DX, AL
           MOV AL, 05H
           OUT DX, AL
           HLT
```

GO and Execute

```
GO        CALL ADDRESS
           MOV BX, CX
           CALL KEY
           CMP 13
           JNZ ERROR
           MOV AL, 97H
           OUT DX, AL
           JMP (BX)
```

To Display address in address field

```
ADDISP    PUSH F
           PUSH DS
           PUSH AX
           PUSH BX
           PUSH CX
           PUSH DX
```

```
MOV DX, 0E19H
MOV AL, 92H
OUT DX, AL
MOV BX, SEVEN SEGMENT
MOV DX, 0E18H
MOV AL, CL
AND AL, 0FH
XLATB
OUT DX, AL
MOV AL, CL
MOV CL, 04H
ROL AL, CL
AND AL, 0FH
XLATB
OUT DX, AL
MOV AL, CH
AND AL, 0FH
XLATB
MOV CL, BH
MOV CL, 04
ROL AL, CL
AND AL, 0FH
XLATB
OUT DX, AL
POP DX
POP CX
POP BX
POP AX
POP DS
POP F
RET
```

Displays Data in Data Field

```
DATA DISP    PUSH F
          PUSH DS
          PUSH AX
          PUSH BX
          PUSH CX
          PUSH DX
          MOV DX, 0E19H
          MOV AL, 90H
          OUT DX, AL
          MOV BX, SEVEN SEGMENT
          MOV DX, 0E18H
          MOV AL, CL
          AND AL, 0FH
          XLATB
          OUT DX, AL
          MOV AL, CH
          AND AL, 0FH
          XLATB
          OUT DX, AL
          POP DX
          POP CX
          POP BX
          POP AX
          POP DS
          POP F
          RET
```

DB: CF 06 AD 2F 66 6B EB 0E EF 6F EE E3 C9 A7 E9 E8
0 1 2 3 4 5 6 7 8 9 A B C D E F

Instruction Set Summary

DATA TRANSFER		DEC - Decrement	
MOV - Move	18543210 78543210 78543210 78543210	78543210 78543210 78543210 78543210	
Register/memory to/from register	1000100w mod req r/m	011111w mod 001 r/m	
Immediate to register/memory	1100011w mod 000 r/m	01001req	
Immediate to register	10111w req	1111011w mod 011 r/m	
Memory to accumulator	1010000w		
Accumulator to memory	1010001w		
Register/memory to segment register	1000110w mod req r/m		
Segment register to register/memory	1000110w mod 0req r/m		
PUSH Push		CMP - Compare	
Register/memory	1111111w mod 110 r/m	001110w mod req r/m	
Register	01010req	1000001w mod 111 r/m	
Segment register	000req110	0011110w	
POP Pop		IMUL Integer multiply-signed	
Register/memory	10001111w mod 000 r/m	1111011w mod 100 r/m	
Register	01011req	11110100	
Segment register	000req111	000001010	
XCHG Exchange		DIV Divide unsigned	
Register/memory with register	10000111w mod req r/m	11110111w mod 110 r/m	
Register with accumulator	10010req	1111011w mod 111 r/m	
INP Input from		IDIV Integer divide-signed	
Fixed port	1110010w	11110101w mod 111 r/m	
Variable port	1110110w	11110100	
OUT - Output to		AADD ASCII adjust for add	
Fixed port	1110011w	11010101	
Variable port	1110111w	11010111	
ARITHMETIC		AADC ASCII adjust for add	
ADD - Add	0000000w mod req r/m	11010100	
Reg/memory with register to either	10000003w mod 000 r/m	0000000w mod 000 r/m	
Immediate to register/memory	00000010w	0010010w	
Immediate to accumulator	00000010w	0010010w	
ADC - Add with carry		CBW Convert byte to word	
Reg/memory with register to either	0001000dw mod req r/m	10011000	
Immediate to register/memory	10000005w mod 010 r/m	0001010w	
Immediate to accumulator	00000010w	0010010w	
INC - Increase		CWD Convert word to double word	
Register/memory	1111111w mod 000 r/m	10011100	
Register	01000req	10011100	
AAD-ASCII adjust for add	001010111	000010100	
AAC-Decimal adjust for add	001001111	000010100	
SUB - Subtract		CWZ Convert word to zero	
Reg/memory and register to either	0010100dw mod req r/m	10011000	
Immediate from register/memory	10000003w mod 101 r/m	0001010w	
Immediate from accumulator	00101010w	0010010w	
BSC - Subtract with borrow		TEST And function to flags, no result	
Reg/memory and register to either	0001000dw mod req r/m	0000000w mod 000 r/m	
Immediate from register/memory	10000005w mod 011 r/m	0001010w	
Immediate from accumulator	00010110w	0010010w	
AND - And		OR - Or	
Reg/memory and register to either	0000000w mod req r/m	0000100dw mod req r/m	
Immediate to register/memory	10000000w mod 000 r/m	1000000w mod 001 r/m	
Immediate to accumulator	00100100w	0000110w	
TEST - Test function to flags, no result		XOR - Exclusive or	
Reg/memory and register to either	0000000w mod req r/m	0011000dw mod req r/m	
Immediate to register/memory	10000000w mod 010 r/m	1000000w mod 110 r/m	
Immediate to accumulator	00011010w	00011010w	
STRING MANIPULATION		REP - Repeat	
REP-Repeat		11110011	
MOVS-Move byte/word		1010010w	
CMPS-Compare byte/word		1010011w	
SCAS-Scan byte/word		1010111w	
LODS-Load byte/word to AL/AX		1010110w	
STOS-Store byte/word from AL/A		1010101w	

Instruction Set Summary (Continued)

CONTROL TRANSFER CALL - Call Direct within segment Indirect within segment Direct intersegment Indirect intersegment JMP - Unconditional Jump Direct within segment Direct within segment short Indirect within segment Direct intersegment Indirect intersegment RET - Return from CALL Within segment Within seg. adding immmed to SP Intersegment Intersegment adding immediate to SP J/E/JZ-Jump on equal/zero JL/JNE-Jump on less/not greater JLE/JNB-Jump on less or equal/not greater JB/JNA-Jump on below/not above JBE/JNAE-Jump on below or equal/not above JP/JPE-Jump on parity/parity even JN-Z-Jump on overflow JB-Jump on sign JNE/JNZ-Jump on not equal/not zero JNL/JBE-Jump on not less/greater JBLE/JB-E-Jump on not less or equal/greater 		JNB/JAE Jump on not below/above JNB/JA Jump on not below or equal/above JNP/JFB Jump on not par/par odd JNO Jump on not overflow JNS Jump on not sign LOOP/LOOPF Loop while zero/regular LOOPM/LOOPMF Loop while not zero/regular JCXZ Jump on CX zero INT - Interrupt Type specified Type 3 INTO Interrupt on overflow IRET Interrupt return PROCESSOR CONTROL CLC Clear carry CMC Complement carry STC Set carry CLO Clear direction STD Set direction CLI Clear interrupt STI Set interrupt MLT Mult WAIT Wait ESC Escape to external device LOCK Bus lock prefix

Footnotes:

AL = 8-bit accumulator
 AX = 16-bit accumulator
 CX = Count register
 DS = Data segment
 ES = Extra segment
 Above/below refers to unsigned value
 Greater = more positive.
 Less = less positive (more negative) signed values
 If d = 1 then "to" reg, if d = 0 then "from" reg
 If w = 1 then word instruction; if w = 0 then byte instruction

If mod = 11 then r/m is treated as a REG field
 If mod = 00 then DISP = 0*, disp-low and disp-high are absent
 If mod = 01 then DISP = disp-low sign-extended to 16 bits, disp-high is absent
 If mod = 10 then DISP = disp-high: disp-low
 If r/m = 000 then EA = (BX) + (SI) + DISP
 If r/m = 001 then EA = (BX) + (DI) + DISP
 If r/m = 010 then EA = (BP) + (SI) + DISP
 If r/m = 011 then EA = (BP) + (DI) + DISP
 If r/m = 100 then EA = (SI) + DISP
 If r/m = 101 then EA = (DI) + DISP
 If r/m = 110 then EA = (BP) + DISP
 If r/m = 111 then EA = (BX) + DISP
 DISP follows 2nd byte of instruction (before data if required)

*except If mod = 00 and r/m = 110 then EA = disp-high: disp-low

If s.w = 01 then 16 bits of immediate data form the operand
If s.w = 11 then an immediate data byte is sign extended to form the 16-bit operand

If v = 0 then "count" = 1; if v = 1 then "count" in (CL)

x = don't care

z is used for string primitives for comparison with ZF FT AG

SEGMENT OVERRIDE PREFIX

0 0 1 reg 1 1 0

REG is assigned according to the following table

16-Bit (w = 1)	8-Bit (w = 0)	Segment
000 AX	000 AL	00 ES
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	
101 BP	101 CH	
110 SI	110 DH	
111 DI	111 BH	

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file

FLAGS = X X X X (OF) (IF) (TF) (SF) (ZF) X (AF) X (PF) X (CF)

APPENDIX B

8086/8088 Instructions

Notes for 8086/8088 Instructions

The individual instruction descriptions are shown by a format box such as the following:

Opcode	m/op/r/m			Data	
--------	----------	--	--	------	--

These are byte-wise representations of the object code generated by the assembler and are interpreted as follows:

- Opcode is the 8-bit opcode for the instruction.
- The actual opcode generated is defined in the "Opcode" column of the instruction table that follows each for nat box.
- m/op/r/m is the byte that specifies the operands of the instruction. It contains a 2-bit mode field (m), a 3-bit register field (op), and a 3-bit register or memory (r/m) field.
- Dashed blank boxes following the m/op/r/m box are for any displacement required by the mode field.
- Data is for a byte of immediate data.
- A dashed blank box following a Data box is used whenever the immediate operand is a word quantity.

Operand Summary

"reg" field Bit Assignments:

Word Operand	Byte Operand	Segment
000 AX	000 AL	00 ES
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	
101 BP	101 CH	
110 SI	110 DH	
111 DI	111 BH	

Second Instruction Byte Summary

mod xxx r/m

mod	Displacement
00	DISP = 0, disp-low and disp-high are absent
01	DISP = disp-low sign-extended to 16-bits, disp-high is absent
10	DISP = disp-high: disp-low
11	r/m is treated as a "reg" field
r/m	Operand Address
000	(BX) + (SI) + DISP
001	(BX) + (DI) + DISP
010	(BP) + (SI) + DISP
011	(BP) + (DI) + DISP
100	(SI) + DISP
101	(DI) + DISP
110	(BP) + DISP
111	(BX) + DISP

DISP follows 2nd byte of instruction (before data if required).

*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

Flags

AF: AUXILIARY CARRY — BCD
 CF: CARRY FLAG
 DF: DIRECTION FLAG (STRINGS)
 IF: INTERRUPT ENABLE FLAG
 OF: OVERFLOW FLAG (CF = SF)
 PF: PARITY FLAG
 SF: SIGN FLAG
 TF: TRAP (SINGLE STEP FLAG)
 ZF: ZERO FLAG

Instructions that reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

15	8	0
X X X X	OF DF IF TF SF ZF X AF X PF X CF	

X ~ Don't Care

Segment Override Prefix

0 0 1 reg 1 1 0

Timing: 2 clocks

Use of Segment Override

Operand Register	Default	With Override Prefix
IP (code address)	CS	Never
SP (stack address)	SS	Never
BP (stack address or stack marker)	SS	BP + DS or ES, or CS
SI or DI (not incl. strings)	DS	ES, SS, or CS
SI (implicit source addr for strings)	DS	ES, SS, or CS
DI (implicit dest addr for strings)	ES	Never

Operand Address (EA) Timing (Clocks):

Add 4 clocks for word operands at ODD ADDRESSES.
 Immed Offset = 6
 Base(BX, BP, SI, DI) = 5
 Base + DISP = 9
 Base + Index(BP + DI, BX + SI) = 7
 Base + Index(BP + SI, BX + DI) = 8
 Base + Index(BP + DI, BX + SI) + DISP = 11
 Base + Index(BP + SI, BX + DI) + DISP = 12

AAA = ASCII Adjust for Addition

Opcode	Clocks	Operation
37	4	adjust AL, flags, AH

AAD = ASCII Adjust for Division

Long— Opcode	Clocks	Operation
D5 0A	60	Adjust AL, AH prior to division

AAM = ASCII Adjust for Multiplication

Long— Opcode	Clocks	Operation
D4 0A	83	Adjust AL, AH after multiplication

AAS = ASCII Adjust for Subtraction

Opcode	Clocks	Operation
3F	4	adjust AL, flags, AH

ADC = Integer Add with Carry

Memory/Reg + Reg

Opcode	mod reg r/m		
Byte	Opcode	Clocks	Operation
	12	3	Reg8 + CF + Reg8 + Reg8
	12	9 + EA	Reg8 - CF + Reg8 + Mem8
	10	16 + EA	Mem8 - CF + Mem8 + Flag8
Word	13	3	Reg16 - CF + Reg16 + Reg16
	13	9 + EA	Reg16 - CF + Reg16 + Mem16
	11	16 + EA	Mem16 - CF + Mem16 + Reg16

Immed to AX/AI.

Opcode	Data	

Opcode | mod 011 r/m |

Opcode	Clocks	Operation
F6	3	Reg8 → 00H - Reg8
F7	3	Reg16 → 000H - Reg16
F6	16 + EA	Mem8 → 00H - Mem8
F7	16 + EA	Mem16 → 0000H - Mem16

NOP = No Operation

Opcode

Opcode	Clocks	Operation
90	3	no operation

NOT = Form One's Complement
Memory/Reg

Opcode | mod 010 r/m |

Byte	Opcode	Clocks	Operation
Byte	F6	3	Reg8 → 0FFH - Reg8
	F6	16 + EA	Mem8 → 0FFH - Mem8
Word	F7	3	Reg16 → 0FFFFH - Reg16
	F7	16 + EA	Mem16 → 0FFFFH - Mem16

OR = Logical Inclusive OR

Memory/Reg with Reg

Opcode | mod reg r/m |

Byte	Opcode	Clocks	Operation
Byte	0A	3	Reg8 → Reg8 OR Reg8
	0A	9 + EA	Reg8 → Reg8 OR Mem8
	0B	16 + EA	Mem8 → Mem8 OR Reg8
Word	OB	3	Reg16 → Reg16 OR Reg16
	OB	9 + EA	Reg16 → Reg16 OR Mem16
	09	16 + EA	Mem16 → Mem16 OR Reg16

Immed to AX/AI.

Opcode | Data |

Opcode	Clocks	Operation
OC	4	AL → AL OR Immed8
OD	4	AX → AX OR Immed16

Immed to Memory/Reg

Opcode | mod 001 r/m |

Byte	Opcode	Clocks	Operation
Byte	80	4	Reg8 → Reg8 OR Immed8
	80	17 + EA	Mem8 → Mem8 OR Immed8
Word	81	4	Reg16 → Reg16 OR Immed16
	81	17 + EA	Mem16 → Mem16 OR Immed16

OUT = Output Byte, Word

Fixed port

Opcode | Port |

Byte	Opcode	Clocks	Operation
Byte	E6	10	Port8 → AL
	E7	10	Port8 → AX

Variable port

Opcode

Word	Opcode	Clocks	Operation
Word	EE	8	Port16 (in DX) → AL
	EF	8	Port16 (in DX) → AX

POP = Pop a Word from the Stack

Word Memory

Opcode | mod 000 r/m |

Byte	Opcode	Clocks	Operation
Byte	BF	17 + EA	Mem16 → (SP) + +

Word Register

Opcode + reg

Byte	Opcode	Clocks	Operation
	58 + reg	8	Reg16 → (SP) + +

Segment Register

Opcode + SReg

Opcode | mod 011 r/m |

07 , SReg 8 Operation SReg → (SP) + +

POPF = Pop the TOS into the Flags

Opcode

Opcode | mod 110 r/m |

opcode | mod 110 r/m |

0F 16 + EA Operation --(SP) → Mem16

Word Register

Opcode + reg

Opcode | mod reg r/m |

05 + reg 11 Operation --(SP) → Reg16

Segment Register

Opcode + SReg

Opcode | mod reg r/m |

06 , SReg 10 Operation --(SP) → SReg

PUSHF = Push the Flags to the Stack

Opcode

Opcode | mod 010 r/m |

Memory or Reg by count in CL.

Opcode | mod 010 r/m |

Byte D0 2 Operation rotate Reg8 by 1
Byte D0 15 + EA Operation rotate Mem8 by 1
Word D1 2 Operation rotate Reg16 by 1
Word D1 15 + EA Operation rotate Mem16 by 1

Memory or Reg by count in CL.

Opcode | mod 011 r/m |

Byte D0 2 Operation rotate Reg8 by 1
Byte D0 15 + EA Operation rotate Mem8 by 1
Word D1 2 Operation rotate Reg16 by 1
Word D1 15 + EA Operation rotate Mem16 by 1

Memory or Reg by count in CL.

Opcode | mod 011 r/m |

Byte D2 8 + 4/bit Operation rotate Reg8 by CL
Byte D2 20 + EA + 4/bit Operation rotate Mem8 by CL
Word D3 8 + 4/bit Operation rotate Reg16 by CL
Word D3 20 + EA + 4/bit Operation rotate Mem16 by CL

REPx = Repeat Prefix

Opcode

Op-code	Clocks	Operation	REPx
F3	2	repeat next instruction until CX = 0	REP
F3	2	repeat next instruction until CX = 0 or ZF = 1	REPE
F2	2	repeat next instruction until CX = 0 or ZF = 0	REPZ
F2	2	repeat next instruction until CX = 0 or ZF = 1	REPNE
F2	2	repeat next instruction until CX = 0 or ZF = 0	REPNZ

A7	22	Flags → (SI) - (DI)
A4	18	(DI) → (SI)
A5	18	(DI) → (SI)
AE	15	Flags → (DI) - AL
AF	15	Flags → (DI) - AX
AC	12	AL → (SI)
AD	12	AX → (SI)
AA	11	(DI) → AL
AB	11	(DI) → AX

XLAT = Table Look-up Translation
 XLATB

Opcodes

Opcode	Clocks	Operation
D7	11	replace AL with table entry

XOR = Logical Exclusive OR

Memory/Reg with Reg

Opcodes

Byte	Opcode	Clocks	Operation
Byte	2A	3	Reg8 → Reg8 - Reg8
	2A	9 + EA	Reg8 → Reg8 XOR Mem8
Word	2B	16 + EA	Mem16 → Mem16 - Reg8
	2B	3	Reg16 → Reg16 - Reg16
Word	2B	9 + EA	Reg16 → Reg16 - Mem16
	2B	16 + EA	Mem16 → Mem16 - Reg16

Immed to AX/AI.

Opcodes

Byte	Opcode	Clocks	Operation
2C	3	AL → AL - Immed8	
2D	4	AX → AX - Immed16	

Immed to Memory/Reg

Opcodes

Byte	Opcode	Clocks	Operation
Byte	80	4	Reg8 → Reg8 - Immed8
	80	17 + EA	Mem8 → Mem8 - Immed8
Word	81	4	Reg16 → Reg16 - Immed16
	81	17 + EA	Mem16 → Mem16 - Immed16
Word	83	4	Reg16 → Reg16 - Immed8
	83	17 + EA	Mem16 → Mem16 - Immed8

TEST = Logical Compare

Memory/Reg with Reg

Opcodes

Byte	Opcode	Clocks	Operation
84	3	Flags → Reg8 AND Reg8	
84	9 + EA	Flags → Reg8 AND Mem8	
Word	85	3	Flags → Reg16 AND Reg16
Word	85	9 + EA	Flags → Reg16 AND Mem16

Immed to AX/AI.

Opcodes

Byte	Opcode	Clocks	Operation
A8	4	Flags → AL AND Immed8	
Word	A9	4	Flags → AX AND Immed16

Immed to Memory/Reg

Opcodes

Byte	Opcode	Clocks	Operation
F6	5	Flags → Reg8 AND Immed8	
F6	11 + EA	Flags → Mem8 AND Immed8	
Word	F7	5	Flags → Reg16 AND Immed16
Word	F7	11 + EA	Flags → Mem16 AND Immed16

WAIT = Wait While TEST Pin Not Asserted

Opcodes

Byte	Clocks	Operation
9B	3 + 5n	none

XCHG = Exchange Memory/Register with Register

Memory/Reg with Reg

Opcodes

Byte	Opcode	Clocks	Operation
86	4	Reg8 ← Reg8	
86	17 + EA	Mem8 ← Mem8	
Word	87	4	Reg16 ← Reg16
Word	87	17 + EA	Mem16 ← Mem16

Word Register with AX

Opcodes

Byte	Clocks	Operation
90 + Reg	3	AX ← Reg16

APPENDIX B

R/M \ MOD	00	01	10	11
000	$(BX) + (SI)$	$(BX) + (SH) + d8$	$(BX) + (SI) + d16$	$W = 0$
001	$(BX) + (DI)$	$(BX) + (DI) + d8$	$(BX) + (DI) + d16$	AL
010	$(BP) + (SI)$	$(BP) + (SI) + d8$	$(BP) + (SI) + d16$	CL
011	$(BP) + (DI)$	$(BP) + (DI) + d8$	$(BP) + (DI) + d16$	DL
100	(SI)	$(SI) + d8$	$(SI) + d16$	BL
101	(DI)	$(DI) + d8$	$(DI) + d16$	AH
110	$d16$ (direct address)	$(BP) + d8$	$(BP) + d16$	CH
111	(BX)	$(BX) + d8$	$(BX) + d16$	DH
				BH
				DI

MEMORY MODE

REGISTER MODE

$d8 = 8\text{-bit displacement}$ $d16 = 16\text{-bit displacement}$