DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

KUMARAGURU COLLEGE OF TECHNOLOGY

COIMBATORE - 641 006

p-1296

CERTIFICATE

This is to Certify that the Report Entitled

MICRO CONTROLLER BASED
TELEPHONE EXCHANGE

HAS BEEN SUBMITTED BY

Mr. / Miss	
in partial fulfilment for the aw	ard of the Degree of Bachelor of
	ed Communication Engineering
	iversity, Coimbatore - 641 046
	cademic year 1993 - 94
HMangolen GUIDE 30/3/94	
	HEAD OF THE DEPT
Certified that the candida	
the project work viva-vol	ce Examination held on
and the University Regist	er Number was
	My S.
Internal Examiner	External Examiner

001

PRECITRON 7/72, VALLIAMMAL STREET RAMANATHAPURAM COMBATORE-641 045.

TNGST No. 227186 CST No. 626074 Dt. 18-02-92

I.A.C. No. 2 01 14

Phone (Off) 21 5859
(Res) 21 2425

26/03/94

The following Electronics and Communication Engineering Branch students of Kumaraguru College of Technology have completed their project work titled "Microcontroller Based Telephone Exchange" in our factory.

- 1. Ms. Ansu Cherian
- 2. Ms. T.Manonmani
- As. D.Suganthi
- 4. Mr. R.Ramesu

Yours truly,
FOR PRECITRON

S.LAKSHMANAN)

Technical Director.

002

DEDICATED TO OUR BELOVED PARENTS

ACKNOWLEDGEMENT

ACKNOWLEDGEMENT

We are extremely grateful to our Principal Dr. S. SUBRAMANIAN, MSc (Engg.), Ph.d, for his unflinching support during the course of the project.

We are highly indepted to PROF. K.PALANISWAMI, ME, MIEEE, MIE, MISTE, MCSI, FIETE, Professor and Head of the Department of ELECTRONICS AND COMMUNICATION ENGINEERING for his valuable advice and timely guidance.

are extremely thankful We to our guide Miss. H.MANGALAM, ME, MISTE, for the moral support and the immense help she provided for the completion of this project.

Words are not enough to express our gratitude to Mr. S.LAKSHMANAN, ME, PRECITRON for his valuable suggestions and his timely advices during the execution of this project. We also like to extend our special thanks to him for having provided all the facilities.

Last but not the least we thank all the faculty members and our friends for their help and support.



CONTENTS

PAGE NO.
004
004 009
011
015
027
034

5.	8031 ARCHITECTURE	053
	5.1 MEMORY ORGANISATION	
	5.2 SPECIAL FUNCTION REGISTERS	
	5.3 OSCILLATOR AND CLOCK CIRCUIT	
	5.4 CPU TIMING	
	5.5 PORT OPERATION	
	5.6 ACCESSING EXTERNAL MEMORY	
	5.7 TIMERS	
	5.8 SERIAL INTERFACE	
	5.9 SERIAL PORT DATA REGISTERS	
	5.10 INTERRUPTS	
	5.11 8031 FAMILY PIN DESCRIPTION	
6.	SWITCHING MATRIX	077
	6.1 GENERAL DESCRIPTION	
	6.2 SWITCHING MATRIX ARRANGEMENT IN THE CIRCUIT	
	6.3 OPERATION	
	6.4 TONES	
7.	INSTRUCTION MANUAL	085
8.	FLOWCHARTS	088
	CONCLUSION	094
	APPENDIX	096
	BIBLIOGRAPHY	148

SYNOPSIS

009

SYNOPSIS

The telephone exchange presented in this project allows upto 8 pulse telephone sets to be connected. It has options for connecting calls to or from external telephone line. This unit is controlled by 8052 based BASIC computer.

Since our telephone exchange is controlled BASIC interpreter, it is relatively easy to by a add or change certain features simply by extending or changing the control program. 8052 based computer is used because it can be programmed BASIC, a computer language which is familiar many. In the present application, application program is from an onboard EPROM, which has been after checking.

Our project comprises of some advanced features which are not present in other private exchanges. The circuit is completely designed, fabricated, and tested.



CHAPTER ONE

INTRODUCTION

The world is witnessing an extraordinary upsurges in the development of information technology. The sweep and the range of these and maxi technological upsurges are both wide far reaching in their implications generating only new products and processes but also new global players in what has now come to be called infotelecom industry. With accelerating synthesis of telecommunication informatics and electronic media, the resulting infotelecom industry is leading the of a new information revolution which process virtually puts the world on palm.

The Indian urban areas have seen significant changes in telecommunication services few years. Yet, this is only a glimpse of last what is to come. On the one hand, there are definite plans extend telecom services to our to rural areas and on the otherhand the services cities are to become more sophisticated with the introduction of ISDN, Data networks, telephones and paging services. Yet these changes are too miniscule compared to what is happening telecommunication around the world, with the in

increasing globalisation of markets, many of these new technology are likely to make an impact in our country.

Our project is a step in the direction of preparing for the future. Telecommunication to-day encompasses a large variety of speculities which requires skill and expertise. Our project

MICROCONTROLLER BASED TELEPHONE EXCHANGE provides a glimpse of few:

SPECIAL FEATURES:

- * This exchange has 8 intercomes with facility to recieve external calls with 3 DOT lines.
- * CALL INVITATION: When the called party is not available another free intercom can invite the call.
- * TRANSFER OF CALLS: The called party can direct the call to a free intercom.
- * CALL MONITORING: Here a record is maintained about the number of calls and the number dialled.

- * FEATURE TONE: This tone indicates to the already engaged subscriber, that an external call is on line.
- * MUSIC ON HOLD: This tone indicates to subscriber that he is under another subscriber's attention. This may take place during call transfer or when the subscriber waits for some information.
- * RINGING TONE: Two seperate ringing tones are available to differentiate between the incoming external call and a call from a mutual intercom.
- * CALL CONFERENCING: 3 party conferencing has been implemented where 3 persons can communicate at the same time. This can be between 3 intercoms or an external DOT and 2 intercoms.



CHAPTER TWO

TELEPHONE THE BASICS

Before discussing the operation of the telephone exchange, it is useful to look at the basic operation of the telephone system. In the following discussion, it is assumed that pulsedialling telephone sets are used.

Figure(2-1) shows the general layout a telephone connection. When the receiver on the hook, bell inside the telephone set the is connected to the telephone line. When tho receiver is lifted, the voice circuit of the is connected to the telephone network, and direct current flows through the microphone. The telephone extensions connected to the network receive their supply voltage from the local telephone exchange. All are connected to two lines and operate free from the earth line. The use of balanced line is a simple, yet effective, way, to eliminate noise in the network. Since noise introduced on the network is, in principle equally strong and of equal phase on the "a" and "b" lines, it is effectively inaudible.

2.1 OUTGOING CALLS:

timing diagrams in figure(2-2) The shows the switching sequences during a telephone call. Again, only the "a" and "b" lines are involved establishing the call. Normally a voltage in 50 to exists between 60V these lines. The detects that a receiver is exchange lifted when line voltage drops to about 10V and a microphone current of about 20mA is established. Next, the exchange sends dial tone to the calling extension to indicate that a number may be dialled. the pulse dialling system, the current In interrupted repetitively. is The pulse rate usually lies between 9 and 11 pulses per second. The break period called 'pulse', is and 'connect' period called 'pause'. is The pulse length is generally defined as 61.5% + or - 3% of the period. Assuming that the period is the current interrupted for periods of is 58.5 to 64.5ms. The pause allowed between successive numbers is 0.7 to ls.

local exchange starts to The call up wanted extension with the aid of a the ringing signal after the complete number has been received the calling extension. form When the answered, the exchange starts to is put cost count signal on the "a" and "d" lines. This signal is a sine-wave burst with an amplitude of about 50V. Since it is the same on "a" and "b" line, the it is inaudible the calling as well as to the called party. A cost counter, however, is connected asymmetrically network to allow it to detect the pulses. When party rings off, the voltage either between "a" "b" line reverts to and the 'standby' level of 5 to 50V.

2.2 INCOMING CALLS:

incoming call An is detected by the ringing signal produced by the telephone set. The exchange calls up the extension by putting an alternating voltage of about 50Vpp on the "a"

and "b" line. The fact that the signals on and "b" are in anti-phase allows the telephone to detect the ring signal and actuate a sounder device. The ringing continues until the called party lifts the receiver to answer the call. the call is not answered after the predetermined of rings, the connection is number broken. When called party lifts the receiver before the last ring, the previously mentioned direct current is established, enabling the flow exchange detect that the call is answered. The telephone conversation can then begin.

2.3 DIGITISATION OF TELEPHONE NETWORKS

ARCHITECTURE:

telephone network The of today is multilevel star network as shown in figure(2-3). At the lowest level of the network, there are exchanges to which a number of telephone subscribers are connected using wire local loops. Any call within the local area is completed by exchange which circuitswitches the calling subscriber to the called subscriber . The localexchanges usually connected to are each other directly or via a tandom exchange using two four wire trunks. Local exchanges are also connected trunk exchange for intercity traffic. When subscriber calls someone outside his local exchange area the local exchange connects the subscriber to the called local exchange either using trunks or via tandom exchange or trunk exchange. Finally the called subscriber switches the line to the called subscriber thus completing the voice circuit. The process requires transmission of signalling data between subscriber, local exchange also between two local exchanges or between local exchange and tandom exchange.

DIGITISATION:

The process of digitisation of telephone networks in India is well underway, with digitisation of trunks and introduction of digital switches.

around 70's the complete telephone Till network (local loop, exchange and trunks) was analog. the development of techniques for With digitisation and due to the advantages provided by digital transmission, this started changing. first impact was on the trunks. With optical fibers emerging on the scene, the pace digitisation increases and data rates moved higher. Improvement in quality of voice services, especially long distance communication was the obvious result. Till about late 70's, all exchanges were analog. At the trunk interface, the analog was converted into digital stream and multiplexed before transmission. The incoming digitised voice trunk line was converted to analog on before being switched.

By late 80's, task of digitisation almost complete. Local loop is digitised to provide end to end digital network. Local loop voice, on-hook, off-hook information and number dialled from subscriber to exchange. From exchange to subscriber carries voice, dial tone, it most battery feed for telephone. importantly this transmission takes place on the same two wires. Let us look at two way digital transmission pairs of wires. There are two basic techniques for transmission of digital data in both directions over the local loop.

- 1.Ping Pong technique.
- 2. Echo cancellation.

1.PING PONG TECHNIQUE:


It uses a time duplex high speed data transmission link, where data is transmitted in small burst alternatively in each direction. Since it takes a finite amount of time for the data to propagate on the link, guard times are required between each burst of data as shown in figure (2-4).

It also requires a clock on two sides to be synchronous. VLSI chips existing today implements this technique.

2.ECHO CANCELLATION TECHNIQUE:

It essentially converts the combined signal on two wires to separate l's on four wires, by cancelling out the transmitted component of the signal which is transmitting on two wires referred to in figure(2-5).


The voice, tones, on-hook, off-hook information, the number dialled and the ring commands can be easily digitised and multiplexed into a two way data stream to be carried on the above described digital loops.




ARCHITECTURE OF THE TELEPHONE NETWORK

Fig : 2.3 Architecture of the Telephone Network

FIG 2.1





025




Fig. 2-5 Echo cancellation

-WORKING PRINCIPLE -

CHAPTER THREE

WORKING PRINCIPLE

External subscriber on dialling the number gets the DOT line as per availability of free lines. When a particular DOT line is selected, initially when the handset is in on hook condition the rectifier converts the ac signal to dc signal and thus enables the optocoupler to conduct. The conduction optocoupler indicates the presence of an external call. The information is given to the processor through the input PORT C. The address regarding the information sent to the switching matrix. A software routine keeps track of status of the intercoms. It keeps record which line is free and Which is engaged conversation. Both off-hook and on-hook status of the line are sensed as follows:

1. OFF HOOK STATUS SENSING :

Subscriber off hook status is signalled by completion of the dc loop resulting in a dc current of 20 to 35 mA. The sensing is done by an optocoupler arrangement which can unambiguously detect the lowest expected loop current as well as

the highest. It should not detect any dc leakage current due to poor line insulation of the cable itself. The sensor is designed to detect if current exceeds 10 mA.

2. ON-HOOK STATUS SENSING:

When the subscriber telephone in on-hook there is only an ac path through loop. There is no dc path. These on-hook status is interpreted when there is near zero dc current in the loop. The information given in the switching matrix dertermines which intercom is called and software determines the the status of the intercom.

3. RING FEED:

When the software senses the desired intercom is free that is in on-hook ringing signal is to be given to that particular intercom. To activate the ringer in the subscriber telephone set, a 25 Hz, 75 Vrms signal is fed onto the loop. This level is obviously too high for the audio circuits to handle.

the transmitter and receiver pair is switched means "ring feed" relay onto of the another circuit that feeds this signal. The line circuitwhich provides direct interface between the exchange and subsciber is provided with the 25 $_{
m Hz}$ 75 Vrms signal. When an instruction is given to a given subscriber bell, the card activates the changeover relay in switching matrix that connects the Tip and Ring wires to this signal. Thus a ringing tone is heard by the intercom.

4. RING TRIP:

When the handset of the intercom is lifted that is in off-hook condition, the exchange should stop feeding the ringer signal. This event is called ring trip. Here system as the lamp needs by be sensed to detect off-hook status.

With the subscriber in the on-hook condition, the ac ringer waveform causes an ac current. The dc voltage is blocked by a capacitor. As soon as the subsriber goes off-hook a shifting of dc current level takes place.

current sensor now senses an ON The longer period in the 25 Hz waveform and this is detected by a counter and interpreted as subsciber off-hook. The current detecting element is optocoupler and the duration measuring component a counter which is reset to zero whenever the current goes positive (due to ac current level shifting when -48 V is superimposed). The counter reaches its terminal count only if the positive current duration has been lengthened and the occurence of this terminal count is the indication of off-hook condition having occured.

Now voice path has to be established between the external subscriber and intercom. switching system used requires that the two way signal present at the Tip and Ring wires should be seperated into two unidirectional signals. The isolated incoming signal is digitised and switched to the required destination subscribers circuitry, where it is again converted to an analog signal, before being sent onto the Tip and Ring wire. The analog to digital conversion

is done according to PCM. The coded outputs multiplexed to form a PCM format as per CCITT standard. This goes for switching for every channel, one CODEC is used. The LCC interfaces 8 intercoms and each intercom subscribers voice signal is sampled 8000 times second by the CODEC and encoded into 8 bit PCM. The bit rate is 2.048 MHz.

carbon microphone in the subscribers handset requires a dc current of about 25-40 mA to operate at its optimal level. Furthermore the line circuit card is meant for an environment uses dc signalling. That that is information such as status and called subscriber member are hook detected solely from the dc condition subscriber loop.

When a subscriber telephone is on-hook there is an ac path through the loop, but not dc. Lifting the handset causes a switch to close across the capacitor in the subscriber handset establishing a dc loop. Furthermore when the subscriber is off-hook and dials a number, it

results in the dc path opening and closing a number of times in accordance with the digit dialled.

On-hook status is interpreted when there 18 a near zero dc current in the loop and offhook when 10-35 mA flows in the loop. The dialling of digit by a subscriber results in a make sequence of the loop current, which is detected and information conveyed the to the decoder to get the actual digit it represents.

The dc current used for this signalling is provided at the LCC. To introduce this current loop without disturbing the balance of the subscriber loop, the transformer primary is wound in halves with a break in middle through the direct current is introduced. A capacitor across this break creates an ac path through the transformer primary. The extension is connected to the DOT when there is power failure thus providing power for the operation of the exchange.

HARDWARE DESCRIPTION

CHAPTER FOUR

HARDWARE DESCRIPTION

4.1 8031 MICRO PROCESSOR:

The term 8031 is often used generally to refer to 8051 and 8751. The 8031 is a ROMless 8051 and fetches all instructions from external memory. The architecture, memory organisation of addressing modes of 8031 are dealt in detail Chapter (5).

4.2 MEMORY COMPONENTS:

The memory components used for the project are listed below:

- (a) EPROM (27C256)
- (b) EEPROM (28C65)
- (c) RAM (6264)

(a) EPROM (Erasable Programmable Read Only Memory):

The information stored in this memory is permanent and can be erased by exposure to UV-light. The chip can be reprogrammed again and again. The EPROM used for the project is 27C256 (UV-erasable PROMs) with a memory capacity of 32K byte. It is a CHMOS production. Some of the important feutures of thus chip are as follows:

- * Micro controller and Micro processor compatible.
- * High perfomance speeds (170ns maximum access time).
- * Noise immunity features.
- * New quick-pulse programming algorithm.

PROGRAMMING THE CHIP:

Initially, and after each erasure all bits of EPROM are in the the "l" state. Data is introduced by selectivity programming "0's" into desired bit location. Although only the "0's" will programmed, both "1s" be and "Os" can be present in the data word. The only way to change is by UV-light erasure. to The device is in the programming mode when the Vpp is raised to programming voltage and (ALE / CE) is its pulsed low and OE=V1H. The data to be programmed applied as 8 bits in parallel to the data output pins. The levels required for the address and inputs are TTL.

We opted this chip for the project because 87C256 was designed to reduce the hardware

interface requirements when incorporated in processor systems with multiplexed address-data buses. This chip is used in the project for storing the control programs (main running program) and can also be reprogrammed according the requirement. For more details refer to figure(4-1).

(b) EEPROM (ELECRICALLY ERASABLE PROMS):

This is fabricated with reliable n-channel floating gate MOS technology. The main features of this chip are:

- * 250 ns access time.
- * Fast write cycle time.
- * High Reliability.
- * Data Polling (A system software support scheme used to indicate the early completion of write cycle).
- * Compatible with industry, standard RAM, ROM, EPROM.

DEVICE OPERATION:

1. READ:

The read operations are initiated by both OE and CE and the terminated by either CE or OE returning to high. The data bus will be in high impedence state when either of OE or CE is high.

2.WRITE:

The operations are initiated when both CE and WE are low and OE is high. This supports both a CE and WE controlled write cycle. That is the address is latched by falling edge of either WE or CE, whichever occurs last. Similarly, the data is latched internally by the rising edge of either CE or WE whichever occurs first. A byte write operation, once initiated, will automatically continue to completion.

EEPROM is similar to EPROM except that information can be altered using electrical signals rather than erasing all the information. For example preprogrammed priority conditions can be

altered according to our needs. Also the exchange is programmed in such a way that only particular intercoms can receive or make STD/ISD calls. These type of programs are stored in EEPROM. since the user can make in it. The chip used for our project is 28C65. For more details refer to figure(4-2).

C.RAM: (RANDOM ACCESS MEMORY):

The features of RAM are:

- * Fast access time.
- * Low power stand-by.
- * Capability of battery back-up operation.
- * Completely static memory.
- * No clock or strobe required.
- * Equal access and cycle time.
- * Common data input and output.

The memory capacity of RAM chip is and the memory is volatile. The information regarding the incoming calls, outgoing calls, the data, timing can be stored in RAM. The RAM used is 6264. For more details refer to figure(4-3).

4.3 RECTIFIER UNIT:

The Bridge rectifier is the circuit frequently used for full wave rectification. During positive half cycle of the input voltage the the bridge rectifier, diodes Dl and D4 conducts as shown in figure(4-4). At the same time diodes D2 and are revere biased. Figure(4-5) shows diodes D2 and D3 forward biased during the negative half D3 cycle of input while Dl and D4 are reverse biased. The result in that both positive and negative half cycles of the input are passed to the load resistance R . Also the negative half cycles are inverted, so that the output is a series of positive half cycles of alternating unit.

In the on-hook condition of a subscriber, there is an a.c path through the loop, but not d.c. Information such as hook status and the called subscriber number are detected solely from the d.c condition of the subscriber loop. So, a rectifier is used to convert a.c to d.c.

4.4 OPTO COUPLER:

The Optocoupler or the optical isolator generally used in a digital interface. An optical coupler can be thought of as a circuit, which comprises of a LED and a light sensitive device such as photo transistor as a shown in the figure(4-6). The general operation of an optocoupler in a microprocessor interfacing is explained follows:

Now, figure(4-7) shows how a single digital line of system-A may be connected to system-B optocoupler. using The driving source is the system-A and the digital signals from system-A is to be sent to system-B which is done by the optocoupler.

With the digital signal from system -A at logical-0, the LED of the optical isolator will forward biased. This means not be that the LED is The photo transistor OFF. has no base current a result of light source being OFF. Thus the photo transistor is OFF also. With the transistor OFF, the collector pulled up to the +5V of is

system-B. The collector voltage of the photo-transistor is the digital signal input to system-B. Hence when the driving signal from system-A is at logical-O, the input to the system-B is inverted to logical-1.

If digital signal from system-A is logical-1 the LED is turned ON which requires 10 to 16mA of current. To accomplish this an external pull up resistor is added. Now the photo transistor is forced into saturation, collector voltage becomes equal to the emitter voltage. Since the emitter of the output transistor connected is directly to the system-B ground, the output voltage will be zero.

The dc signal from rectifier is fed to optocoupler-1 which enables it to conduct. The number dialled (that is ringing pulse) is sensed this optocoupler arrangement and then sent to the processor. The optocoupler 2-9 present in intercom circuitry senses the status of its line that during the OFF time of the ringer waveform, this optocoupler checks whether the hand set is in off-hook or on-hook condition.

4.5 INPUT AND OUTPUT PORTS:

The input and output ports used are 74245 74573 respectively. Here, two input ports one output port is used. The input port is used to read the information and send it to the processor. The input port 245 reads information such as status of the intercoms, status of the DOT line, and whether the incoming call is DOT or intercom. The output port is used to output data such as the dialled number latch the line status information to the relay coils. This port is also used to display the status of lines using LED's.

The 74245 used is an octal bus transreceiver. It is designed for synchronous two way communication between data buses and the control function implementation minimizes external timing requirement. The devices allows transmission from the A bus to bus or viceversa. Depending on the logical level the direction control input. The enable input G can be to disable the device so that the bus is effectively isolated.

74573 used is an output latch which features tri-state outputs designed specifically driving highly capacitive orrelatively low impedance loads. Since they are particularly suitable implementing buffer registers, output ports, bidirectional bus drivers and working registers, this IC is used. For more details refer to figure(4-8).

4.6 SWITCHING MATRIX:

This project uses IC CD22100 as a switching matrix. It is a cross point switch with control memory. The operation of the switching matrix is dealt in detail in chapter (6).

4.7 DECODER FOR CHIP SELECT:

The decoder is a logical circuit, identifies each combination of the signals present at its input. For example, the input to the decoder has 2 binary lines which can assume 4 combination input lines with each combination identified by the output lines 0 - 3. This process is called decoding. In addition, some decoders have active low output lines as well as enable lines.

chip used is 74138. It is 3 to 8 line decoder is designed specifically for high speed memory decoders and data transmission systems. It also incorporates 3 enable inputs to simplify cascading. The conditions at the binary select input and 3 enable inputs select l out of 3 input lines. Two active low and one active high enable input reduces the need for external gates or invertors, when expanding. Chip selection is carried out by 2 such decoders. For more details refer figure(4-9).

4.8 LINE CIRCUIT:

Line Circuit Card(LCC) is the direct interface between the exchange and the subscriber. The card has 8 pairs of subscriber intercom telephone wires. The function of each of these circuits is to detect the status of the corresponding subscriber telephone handset and to enable the Voice of the subscriber to reach a point within the exchange from where it is sent to the called party and vice-versa. The Line Circuit Card communicates with terminal interface network the (TIC/SN) card for voice data transfer.

The analog portion of the Line Circuit-Card has been divided on the basis of its function into constituent sections.

- (a) Analog line interface with A/D(and D/A) conversion.
- (b) Subscriber Line Status Sensing.

(a) ANALOG LINE INTERFACE WITH A/D(and D/A) CONVERSION:

are essentially 2 types of information over the analog lines - the voice and signalling. The analog circuitry has to cater both. switching system The used is the Digital Switching Systems(DSS) requires that the two way voice signal present at the Tip and Ring wire should be separated into two unidirectional speech signals. The isolated incoming signal digitized and passed on to the TIC/SN card, where it switched in time and passed back to the is required destination subscribers circuitry, where it again connected to an analog signal, before being sent out onto the Tip and Ring wires.

The Tip and Ring wires, leading in from the subscribers loop, goes to primary of the hybrid transformer, making the voice signal available at the secondary of the transformer. The secondary of the transformer is connected to a converter which provides two unidirectional speech paths. The signal is given to CODEC which encodes it into 8 bit PCM.

For the voice signals in the direction the signals going to the subscriber communicate to the LCC from TIC/SN card in PCM form, and are converted to analog at subscribers CODEC. This passes to the secondary of the transformer and to the subscriber via Tip and Ring wires.

4.9 POWER BACK UP:

The power back up unit enable the DOT line being connected to the extension directly in case of a power failure.

During the normal conditions that when there is no power failure the voice path is established between an external call and a subscriber. Under this condition the power backup

relay is in (3,4), (5,6) with extension relay in (2,3), (7,6) positions.

In case of power failure the power backup relay switches to (2,3), (6,7) position thus enabling the direct connection of DOT to the extension. Hence now the DOT line is connected to the extension through the power back up unit in the case of power failure. The relay position switchings are controlled by means of a software routine.




Fig: 4.1 Pin Configuration of IC 27256




Fig: 4.2 Pin Configuration Of IC 2865





Fig 4.5

Full-Wave bridge rectifier circuit. DJ and D4 conduct during the positive half-cycle of the input. D2 and D3 conduct during the perpatter half-cycle



Schematic diagram showing how a single digital line may be connected using optical isolators

Fig : 4.6 Schematic diagram showing how a single digital line may be connected using optical isolators





Fig: 4.8(b) Pin configuration 🛮 f IC 74573






Fig: 4.8(a) Pin Configuration 🛮 f IC 74245

ARCHITECTURE 8031

CHAPTER FIVE

8031 ARCHITECTURE

The major features of the 8031 are:

- * 8-bit CPU.
- * on-chip oscillator.
- * 4K bytes of ROM.
- * 128 bytes of RAM.
- * 21 Special Function Registers.
- * 32 I/O lines.
- * 64K address space for external Program Memory.
- * two 16-bit timer/counters.
- * a five-source interrupt structure with two priority levels.
- * a full duplex serial port.
- * bit addressability for Boolean processing.

The term "8051" is often used generally to refer to the 8051, the 8031, and the 8751. The 8031 is a ROMless 8051; it fetches all instructions from external memory. The 8751 is an 8051 with EPROM instead of ROM.

A block diagram of the 8051 is shown in figure(5-1).

5.1 MEMORY ORGANIZATION:

The 8051 maintains separate address spaces for program memory and data memory. The program memory can be up to 64K bytes long, of which the lowest 4K bytes are in the on-chip ROM.

The data memory consists of 128 bytes of on-chip RAM, plus 21 special function registers, in addition to which the device is capable of accessing up to 64K bytes of external data memory.

program memory uses 16-bit addresses. The external data memory can use either 8-bit or 16-bit addresses. The internal data memory addresses, which 8-bit provide a 256-location address space. The lower 128 addresses access the on-chip RAM. The special function registers occupy various locations in the upper 128 bytes of the same address space.

The lowest 32 bytes in the internal RAM are divided into 4 banks of registers, each bank consisting of 8 bytes. Any one of these banks can be selected to be the "working registers" of

the CPU, and can be accessed by a 3-bit address in the same byte as the opcode of an instruction.

The next higher 16 bytes of the internal RAM have individually addressable bits. These are provided for use as software flags or for (Boolean) processing. This bit-addressing capability important feature of the 8051. In addition to the individually 128 addressable bits in RAM, eleven of the special function registers also individually addressable bits. have

5.2 SPECIAL FUNCTION REGISTERS:

The Special Function segisters are as follows:

ACCUMULATOR

ACC is the Accumulator. The mnemonics for accumulator-specific instructions refer to the accumulator simply as A, but the register itself is named ACC.

B REGISTER

The B register is used during multiply and divide operations. For other instructions it can be treated as another scratch register.

STACK POINTER

The Stack Pointer is 8 bits wide. The stack can reside anywhere in the 128 bytes of on-chip RAM. When the 8051 is reset, the stack pointer is initialized to 07H. When executing a PUSH or a CALL, the stack pointer is incremented before data is stored, so the stack would begin at location 08H.

DATA POINTER

The data pointer is a 16 bit register consisting of a high byte (DPH) and a low byte (DPL). Its intended function is to hold a 16-bit address.

PORTS 0 THROUGH 3:

These four parallel ports provide the 32 I/O lines. Each port consists of a latch (special function registers PO through P3), an output driver, and an input buffer.

The output drivers of ports 0 and 2 and the input buffers of port 0 are used to access the external memory. In this application, port 0 outputs the low byte of the external memory

address, time-multiplexed with the byte being written or read. Port 2, meanwhile, outputs the high byte of the external memory address.

SERIAL DATA BUFFER

The serial buffer is actually two separate registers. When data is moved to SBUF, it goes to the transmit buffer where it is held for serial transmission. When data is moved from SBUF, it comes from the receive buffer.

During serial reception the incoming bits are clocked into a separate shift register. reception of a frame is complete, and if various conditions are satisfied, 8 received data bits are transferred from the shift register the receive buffer. The shift register is then ready to commence reception of a second frame, while the frame already received awaits servicing.

CONTROLS AND STATUS REGISTERS

Special function registers IP, IE, TMOD, TCON, SCON, and PCON contain control and status bits for the interrupt system, the timers, and the serial port. They will be fully described in the remaining sections of this chapter.

5.3 OSCILLATOR AND CLOCK CIRCUIT:

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which is intended for use as a crystal oscilator, in the Pierce configuration, in the frequency range of 1.2MHz to 12MHz. XTAL2 is also the input to the internal clock generator.

The clock generator divides the oscillator frequency by 2, and provides a two-phase clock signal to the chip. The Phase 1 signal is active during the first half of each clock period, and the Phase 2 signal is active during the second half of each clock period.

5.3 CPU TIMING

A machine cycle consists of 6 states. Each state is divided into a phase 1 half, during which the phase 1 clock is active, and a phase 2 half, during which the phase 2 clock is active. Normally, arithmetic and logical operations take place during phase 1 and internal register-to-register transfers take place during phase 2.

5.5 PORT OPERATION:

All four ports in the 8051 are bidirectional. Ports 1, 2, and 3 have internal pull-ups. Port 0 has open-drain outputs. Figure(5-2) shows a functional diagram of a typical bit in each of the four ports.

Each I/O line can be independently an input or an output. For a line to be input, the an port latch must contain a 1, which turns off the output driver FET. Then, for Ports 1, 2, and 3, the pin is pulled high by the internal pull-up, but can be pulled low by external source. For Port 0, a 1 in the port latch causes the output pin to float. All the port latches in the 8051 have 1's written to them. by reset function. If a 0 is subsequently written to port latch, it can be reconfigured as an input if desired by writing a l to it.

Because Ports 1, 2, and 3 are pulled high when configured as inputs, they are sometimes called "quasi-bidirectional" ports. As inputs they can be

driven in a normal manner by any TTLMOS circuit. Because they do have the internal pull-ups, however, they can be driven by also open-collector or open-drain outputs without the need for additional external pull-ups.

Port 0 differs not having internal in pull-ups. The upper FET the PO output driver in turned OFF except when the port is being used an ADDR/DATA bus in access to the external as memory. Consequently, P0lines that are being output ports have open-drain outputs. Writeing a 1 used P0 latch results in both output FET's being turned off, so the pin floats. In that condition it can be used as a high-impedance input.

READING A PORT

Notice in figure(5-3) that there are ways to read a port: an instruction reads either latch or the pin. In the 8051, some instructions read the latch and some read the pin. The instructions that read the latch rather than the pin are the ones that read a value, possibly

change it, and then rewrite it to the latch. These are called "read-modify-wirte" instructions.

The reason that read-modify-write instructions are directed to the latch rather than the pin is to avoid a possible misinterpretation of the voltage level at the pin. For example, a port might be used to drive the base of a transistor. bit might write a 1 to it in order to turn the transister on. If the CPU now reads the same port bit at the pin rather than the latch, the base voltage of the transistor and interpret it as a 0. Reading the latch rather the pin will return the correct value of It to avoid this type of problem that the 8051 directs read-modify-write instructions to the port latch rather than the port pin.

WRITING TO A PORT

In the execution of an instruction that changes the value in a port latch, the new value arrives at the latch during S6P2 of the final cycle of the instruction. However, port latches are

in fact sampled by their output buffers only during Phase 1 of any clock period. Consequently, the new value in the port latch won't actually appear at the output pin until the next Phase 1, which will be at S1Pl of the next machine cycle.

the change requires a 0-to-1 tion in Port 1, 2, or 3, an additional pull-up is turned on during SlPl and SlP2 of the cycle which transition occurs. the This is done to increase the transition speed. The extra pull-up source about 100 times the current that the normal pull-up can.

Ιt should be noted that the internal pull-ups are FET's, not linear resistors. The pull-up arrangement is shown in figure(5-4). The fixed part the pull-up is a depletion-mode transistor with the gate wired to the source. If the port pin is shorted to ground, this transistor will allow about 0.25mA exit the pin. In parallel to with the fixed pull-up is an enchancement-mode transistor which is activated during Sl whenever the port

bit does a 0-to-1 transition. During this interval, if the port pins shorted to ground, this extra transistor will allow an additional 30mA to exit the pin.

5.6 ACCESSING EXTERNAL MEMORY

Accesses to external memory are of two types: accesses to external program memory and accesses to external data memory. Accesses to external program memory use signal PSEN as the read strobe. Accesses to external data memory use RD or WR to strobe the memory.

Fetches from external Program Memory always use a 16-bit address. Accesses to external data memory can use either a 16-bit address or an 8-bit address.

5.7 TIMERS:

The 8051 provides two 16-bit register, Timer 0 and Timer 1, that can be used as timers or event counters. For each timer/counter register there is a control bit in Special Function Register

TMOD that selects the timer/counter function to be "timer" or "counter."

In the "timer" function the register is incremented every machine cycle. Thus one can think of it as counting machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the "counter" function the register incremented in response to a 1-to-0 transition its corresponding external input pin, TO or T1. this function In the external input is sampled during S5P2 of every machine cycle. When samples show a high in one cycle and a low the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since it takes 2 machine cycles recognize a 1-to-0 to transition, maximum count rate is 1/24 of the oscillator frequency.

5.8 SERIAL INTERFACE:

The serial port is full duplex, meaning it can transmit and receive simultaneously. It is receive-buffered, meaning it can commence reception of a second byte before a previously. received byte has read from the been receive register. The serial port registers are accessed at Special Function Register SBUF. SBUF loads the transmit register, and a read to accesses a physically separate receive register.

5.9 SERIAL PORT DATA REGISTERS:

In all serial modes a write to SBUF loads the same 9-bit shift register. The data byte goes in to the first 8 bits, with the LSB at the output bit of the register. The write to SBUF also loads the 9th bit of the shift register with either a 1 or TB8, depending on the mode. And it initiates the transmission.

The receive registers are an input shift register which is 8 bits wide in mode 0 and 9

bits wide in the other modes, plus SBUF itself, a read-only register which is loaded by the hardware with the data byte at the same time that Rl is activated. In the UART modes, the 9th bit is loaded into RB8 in SCON at the same time that the data byte is loaded into SBUF. RB8 and SBUF are not changed if SM2 causes the received data to be ignored.

5.10 INTERRUPTS:

The 8051 provides five interrupt sources, each of which can be programmed to one of two priority levels. The five interrupt sources are listed below:

Source	Description
INTO	External request from P3.2 pin(sampled at
	S5P2 of every machine cycle).
Timer 0	Overflow from Timer 0 activates interrupt
	request flag TFO.
INT 1	External request from P3.3 pin (sampled
	at S5P2 of every machine cycle).
Timer 1	Overflow from Timer 1 activates interrupt
	request flag TF1.

Serial Port Completion of transmission or reception of one signal frame activates request flag Tl (on transmission) or Rl (on reception).

5.11 8051 FAMLIY PIN DESCRIPTION:

Vss: Circuit ground potential.

VCC: Supply voltage during programming, verification and normal operation.

Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. It is also the multiplexed low-order address and data bus during accesses to external memory. It also outputs instruction bytes during program verification. Port 0 can sink eight LS TTL inputs.

Port 1: Port 1 is 8-bit bidirectional an I/O port with internal pullups. It receives the low-order address byte during program verification in the 8051 or 8751. Port 1 can sink/source three LS TTL inputs. It can drive inputs without external pullups. MOS

Port 2: Port 2 an 8-bit bidirectional is I/O port with internal pullups. It emits the high-order address byte during accesses to external memory. Ιt also receives the high-order address bits and control signals during program verification in the 8051 or 8751. Port 2 can sink/source three LS TTL inputs. It can drive inputs without external pullups.

Port 3: Port 3 is an 8-bit bidirectional

I/O port with internal pullups. It

also serves the functions of various
special features of the MCS-51
family, as listed below:

Port Pin	Alternate Function
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INTO (external interrupt)
P3.3	<pre>INTl (external interrupt)</pre>
P3.4	TO (Timer 0 external input)
P3.5	Tl (Timer l external input)

P3.6 WR (external Data Memory wirte strobe)
P3.7 RD (external Data Memory read strobe)

Port 3 can sink/source three LS TTL inputs.

It can drive MOS inputs without external pullups.

RST/VPD: A high level on this pin for two machine cycles while the oscillator is running resets the device. An internal pulldown permits Power-On reset using only a capacitor connected to VCC.

Latch Enable output ALE/PROG: Address low byte of the latching the address during accesses to external is activated though for memory. ALE this purpose at a constant rate of 1/6 the oscillator frequency even when external memory is not being accessed. Consequently it can be used timing clocking or for external This pin is also purposes. program pulse input during EPROM programming.

PSEN: Program Store Enable output is the read strobe to external Program PSEN is activated twice each machine cycle during fetches from external Program Memory. **PSEN** is not activated during fetches from internal Program Memory.

EA/VPP: When EΑ is held high the CPU executes out of internal Program Memory. When EA is held low the executes only out of external Program Memory. In the 8031, EA be externally must wired low. In the 8751, this pin also receives 21V programming supply voltage (VPP) during EPROM programming.

XTALl: Input to the inverting amplifier that forms the oscilator. Should be grounded when an external oscillator is used.

XTAL2: Output of the inverting amplifier
that forms the oscillator, and input
to the internal clock generator.

Receives the external oscillator signal when an external oscillator is used.




FIG 5.1 RELICK DIAGRAM OF SOST





Fig : 5.2 8051 Memory Map






Fig 5.5 Pin Configuration of IC 8031

EPRIPHE ENGLANDS KHERTELLAND KARAGE

CHAPTER SIX

SWITCHING MATRIX

6.1 GENERAL DESCRIPTION:

The CD22100 combines a 4 * 4 array of points(transmission gates) with a 4 line to line decoder and 16 latch circuits. Any 16 one of the 16 transmission gates can be selected by applying appropriate 4 line address. The selected transmission gate can be turned ON or OFF by applying logical 1 or 0 respectively to data input and strobing the strobe input to logical 1. Any number of transmission can be ON simultaneously. For more details refer to figure(6-1).

6.2 SWITCHING MATRIX ARRANGEMENT IN THE CIRCUIT:

single CD22100 forms a 4*4 array. For forming a 12*8 array 6 such IC's are used. The formation of 12*8 matrix is as follows. The first pair of CD22100 IC's two arranged in parallel result in a 4*8 matrix. addition of a second An such pair in series to the first pair results in 8*8 matrix. Third such pair connected in series

to the first two results in a 12*8 matrix. This forms a switching matrix with 96 cross points or transmission gates.

The lines Y0-Y7 denotes the coloumn. The intercoms are connected to these coloumn lines X0-X11 forms the row. The row lines consists of 3 DOT lines, l MOH, 3 control lines four tones. The four tones comprises ringing tones to differentiate between external and internal call, 1 feature tone, 1 busy tone or engaged tone.

6.3 OPERATION:

6 chips are selected by strobing the strobe input to logical 1. a Selection of cross points is done by the address bits in the line A0-A5 which from the microcontroller comes 8031. Any number of cross points can be selected according to the requirments. The various operations that are done by switching matrix, exchange is in the operation of implementing following features are as follows:

(a) EXTERNAL AND AN INTERCOM COMMUNICATION:

When an external subscriber wants to establish a call in our exchange the operations that takes place in switching ${ t matrix}$ The address lines A0-A5 from the processor follows. go to the switching matrix. These address lines are used in the selection of cross points. The selected DOT line which forms a row is in the enabled state. A software program monitors intercoms and keeps record of the status the intercoms. On the receiving the address, the software program checks whether the required intercom is free or busy. When a intercom is free, contact established between external subscriber and intercom, otherwise engaged tone is produced.

(b) INTERCOM TO INTERCOM COMMUNICATION:

When a calling party dials the required intercom's address, the address is fed to processor through an input port. the processor In the lower order address bytes are separated fed to the switching matrix. This address selects

the cross point. For establishing the connection between two intercoms, a control line is selected. The control line forms the row and this line is perpendicular to the two intercoms which are to be engaged in the conversation. Hence, in establishing this intercom to intercom communication two cross points are selected.

6.4 TONES:

1. RINGING TONE:

The ringing tone circuit voltage is 75V. Once the intercom is selected as explained in the previous operations, the processor supplies data the relay ON switch OFF. The ON and and OFF period of the ringing waveform is preprogrammed. During OFF period, the process checks whether the the handset of the selected intercom is in on-hook or off-hook condition. When it is in on-hook, ringing is continued. When it is off-hook voice path is established which is of 12V. Processor determines whether the call is external or internal respective tone and lines are selected in the switching matrix.

In the switching matrix as soon as the intercoms are selected, the corresponding ringing tones for the intercoms are enabled.

2. MUSIC ON HOLD:

When one subscriber wants another subscriber to wait, the circuitry comes into MOH action. For this, MOH line in the switching matrix has to be enabled. This happens as follows: The contacts between the subscribers are made as explained previously. The MOH line is enabled when the processor determines waiting subscriber's the address, which is fed to the switching matrix.

Thus selection of cross point is made possible.

The paths established by the cross points produces


MOH for the waiting subscriber.

3. ENGAGED AND FEATURE TONE:

When 2 subscribers are conversing and a third subscriber wants to communicate with an already engaged subscriber, an engaged tone is produced at the third subscriber intercom and feature tone is produced at the already engaged subscriber.

A software program monitors the intercom and finds out whether the required intercom is already engaged.

If the engaged processor enables the engaged line, the address of third party is obtained from monitoring software and is fed to switching matrix which determines the cross point. Through the established path, busy tone is sent to the third subscriber and feature tone line is enabled. The address of the engaged subscriber is got from the monitoring program and the crosspoint is related to provide the path for feature tone.



a Switching matrix 0 f Fig 6.1 Functional Diagram

CHAPTER SEVEN

INSTRUCTION MANUAL

1. NUMBERING PLAN:

Intercom - 31-38 (8 Intercoms)
Call transfer -1
Music on hold -2
Call conferencing -5
Call invitation - 3

2. TO MAKE AN INTERCOM CALL:

- (a) Lift your handset and wait for the dial tone.
- (b) Dial the number of intercom you require.

3. TO MAKE A DOT LINE CALL:

- (a) Lift your handset and wait for the dial tone.
- (b) Dial the code number and wait for the dial tone.
- (c) Dial the outside number you require.

The system selects one out of the three DOT lines for your call as follows:

- * If only one line is free, the free line is selected.
- * If all the lines are free, the one which was not selected for the previous call is selected.

4. TO ANSWER A CALL:

- (a) Lift your handset and speak.
- * The ringing cadence indicates whether the incoming call is an intercom call or a DOT line call.

5. CALL INVITATION:


- (a) Lift your handset and wait for dial tone.
- (b) Dial 3 and speak.
- * Call pick-up is possible by dialling
 3 irrespective of any station at
 which the ringing takes place.


6. CALL CONFERENCING:


- (a) Call between first two subscribers is done as explained previously.
- (b) Dial 5 for call conference.
- (c) Dial the number of third subscriber.


FLOW CHARTS


880













CONCLUSION

The 'MICROCONTROLLER BASED TELEPHONE EXCHANGE' has been designed, fabricated and tested to conform to the target specifications.

Details about the Microcontroller has enclosed. The been chips pin configuration, operational characteristics of all the chips implementing the hardware has also been used explained.

There are also provisions for future developments such as Dual Tone Multi Frequency, which is a faster mode operation of than pulse mode. the report also features the switching The matrix principles its role in implementing the and features. What has been achieved project can at best be a techno-compromise to give through the an optimum performance.

= APPENDIX



27C256/87C256 256K (32K x 8) CHMOS PRODUCTION AND UV ERASABLE PROMS

- CHMOS/NMOS Microcontroller and Microprocessor Compatible
 - 87C256-Integrated Address Latch
 - Universal 28 Pin Memory Site, 2-line Control
- Low Power Consumption — 100 µA Maximum Standby Current
- High Performance Speeds - 170 ns Maximum Access Time
- Noise immunity Features
 - ± 10% VCC Tolerance
 - Maximum Latch-up immunity Through EPI Processing
- New Quick-Pulse Programming™ Algorithm
 - -4 Second Programming
- Available in 28-Pin Cerdip Package and 32-Lead PLCC Package.

Intel's 27C256 and 87C256 CHMOS EPROMs are 256K bit 5V only memories organized as 32,768 words of 8 bits. They employ advanced CHMOS*II-E circuitry for systems requiring low power, high performance speeds, and immunity to noise. The 87C256 has been optimized for multiplexed bus microcontroller and microprocessor compatibility while the 27C256 has a non-multiplexed addressing interface and is plug compatible with the

The 27C256 and 87C256(1) are offered in both a ceramic DIP and plastic leaded chip carrier (PLCC) package. Cerdip packages provide flexibility in prototyping and R&D environments, whereas, PLCC EPROMs provide optimum cost effectiveness in production environments. A new Quick-Pulse Programming Algorithm is employed on these devices which may speed up programming by as much as one hundred times. In the absence of Quick-Pulse Compatible programming equipment, the inteligent Programming™ Algorithm may be utilized.

The 87C256 incorporates an address latch on the address pins to minimize chip count in multiplexed bus systems. Designers can eliminate the address latch by tieing address and data pins of the 87C256 directly to the processor's multiplexed address/data pins. On the falling edge of the ALE input (ALE/CE), address information at the address inputs (A₀-A₁₄) is latched internally. The address inputs are then ignored as data information is passed on the same bus from the EPROM O₀-O₇ Pins (ALE/CE remains low).

The highest degree of protection against latch-up is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins from -1V to $V_{CC} + 1V$.

*HMOS and CHMOS are patented processes of Intel Corporation.

NOTE

Shacker allege

1 The 87C256 will be available in 1987.




Figure 1. Block Diagram

represent the 67C256 version

290044-1

MAN TO STATE

Pin Names

A0-A14	ADDRESSES
00-07	OUTPUTS
ŌĒ	OUTPUT ENABLE
Œ	CHIP ENABLE
N.C.	NO CONNECT
D.U.	DON'T USE

271	28 2764	2732A	2716
Vpp A12 A7 A8 A4 A3 A4 A0 O01 O2 Gnd	VRP A12 A7 A6 A6 A6 A0 Q0 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1	A7 A6 A5 A4 A3 A2 A1 A0 O0 O1 O2 Gnd	A7 A8 A5 A4 A3 A2 A1 A0 O0 O1 O2 Gnd

27C25	8/87C256 28 D Vcc 27 D A.1. 28 D A. 23 D A. 23 D A. 23 D O. 19 D O. 19 D O. 19 D O.
Floring 2 Di-	290044-2

C1	_		290044-2
rigure	2.	Pin	Configuration

2716	2732A	2764A	27128
V _{CC} A ₈ A ₉ V _{PP} OE A ₁₀ CE O ₇ O ₆ O ₅ O ₄ O ₃	VCC A8 A9 A11 OE/VPP A10 CE O7 O8 O5 O4 O3	V _C C PGM N.C. As A 11 OE A 10 CE O 7 O 8 O 5 O 4 O 3	VCC PGM A13 A8 A9 A11 DE A10 DE O7 O8 O4 O3

NOTE:

Intel "Universal Site" -Compatible EPROM Pin Configurations are Shown in the Blocks Adjacent.

Shaded Areas Proposent the 87C256 version




Figure 3. PLCC Lead Configuration

290044-10



EXTENDED TEMPERATURE (EXPRESS) EPROMs

The intel EXPRESS EPROM family is a series of electrically programmable read only memories which have received additional processing to enhance product characteristics. EXPRESS processing is available for several densities of EPROM, allowing the choice of appropriate memory size to match system applications. EXPRESS EPROM products are available with 168 ±8 hour, 125°C dynamic burn-in using Intel's standard bias configuration. This process exceeds or meets most industry specifications of burn-in. The standard EXPRESS EPROM operating temperature range is 0°C to 70°C. Extended operating temperature range (-40°C to +85°C) EX-PRESS products are available. Like all Intel EPROMs, the EXPRESS EPROM family is inspected to 0.1% electrical AQL. This may allow the user to reduce or eliminate incoming inspection testing.


EXPRESS Options

27C256 Versions

Speed Versions	Packaging	Options PLCC
4 01 010118	Cerdip	
-1.		
. – 17		
-2	T, L, Q	<u> </u>
-20	T, L, Q	
STD	T, L, Q, A	
-25	T, L, Q, A	
-3	T, L, Q, A	
-30	T, L, Q, A	

EPROM Product Family PRODUCT DEFINITIONS

Туре	Operating Temperature (°C)	Burn-in 125°C (hr)
0	0°C to +70°C	
T	-40°C to +85°C	168 ±8
L	-40°C to +85°C	NONE
A	-40°C to +125°C	168 ±8 NONE



Burn-In Blas and Timing Diagrams

READ OPERATION

D.C. CHARACTERISTICS

Electrical Parameters of EXPRESS EPROM products are identical to standard EPROM parameters except for:

Parameter	Parameter 27C256		256	1
VStand		Min	Max	Test Conditions
VCC Standby Current (ma)	CMOS		0.1	
	TTL			CE = VIH, OE = VIL
VCC Active Current (ma)	TTL			1.5
Vcc Active Current	TTI			DE - CE - VIL
at High Temperature (ma)			30	OE = CE = V _{IL} Vpp = V _{CC} , T _{Ambient} = 8
	Vcc Standby Current (ma) Vcc Active Current (ma) Vcc Active Current at High Temperature (ma)	Vcc Standby Current (ma) CMOS TTL Vcc Active Current (ma) TTL TTL	Vcc Standby Current (ma) Vcc Active Current (ma) CMOS TTL TTL Vcc Active Current (ma) TTL	Vcc Standby Current (ma) Vcc Active Current (ma) Vcc Active Current TTL 30

^{1.} The maximum current value is with outputs O₀ to O₇ unloaded.



ABSOLUTE MAXIMUM RATINGS*

Operating Temperature Du	tring
Read.	0°C to +70°C(2)
Printegrure Under Bias	-10°C to + 80°C(2)
Sicrage temperature	-65°C to +125°C
voltage on Any Pin with	
Respect to Ground	
Voltage on Ag with	24 10 774(1)
Respect to Ground	2V to + 13.5V(1)
Vpp supply Voltage with Re	spect to Ground
during programming	-2V to $+14.0V(1)$
VICC Supply Voltage with	
Respect to Ground	-2V to $+7.0V(1)$

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

READ OPERATION

D.C. CHARACTERISTICS: 27C256/87C256

Symbol	Parameter	Note	s Min	Typ(3)	Max	11-11	T _
i <u>li</u>	Input Load Current		1	0.01			Test Condition
LO	Output Leakage Current	 	 	0.01	1.0	μΑ	$V_{IN} = 5.5V$
PP1	Vpp Read Current	5	 	0.01	1.0	μΑ	V _{OUT} = 5.5V
SB	VCC Current Standby CMO		 	 	200	μΑ	$V_{PP} = V_{CC}$
·SIB	CIVIO		 	-	100	μΑ	CE = V _{CC}
		8	<u> </u>	ļ	1.0	mA	CE = VIH
ICC ₁	V _{CC} Current Active	5, 8			30	mA	CE = V _{IL} f = 5 MHz,
V _{II}	imput Low Voltage (±10% Supply) (TTL)		-0.5		0.8	V	IOUT = 0 mA
11.	Input Low Voltage (CMOS)		-0.2		0.2		V _{PP} = V _{CC}
/IH	Input High Voltage (±10% Supply) (TTL)		2.0		V _{CC} + 0.5		
	Input High Voltage (CMOS)		V _{CC} - 0.2		V _{CC} + 0.2	: I	V _{PP} = V _{CC}
OL.	Output Low Voltage						
ОН	Output High Voltage		3.5		0.45		I _{OL} = 2.1 mA
	Output Short Circuit Current	6	3.5				OH = -2.5 mA
	Vpp Read Voltage	7	V 07		100	mA	
OTES:		<u>' ' </u>	$V_{CC} - 0.7$		Vcc	<u> </u>	

- inimum D.C. input voltage is -0.5V. During transitions, the security D.C. input votage on -2.0 V for periods less than 20 m. Maximum D.C. voltage on output pins is $V_{CC} + 0.5 \text{V}$ which may overshoot to $V_{CC} + 2 \text{V}$ for periods less then 20 ns.
- 2. Operating temperature is for commercial product defined by this specification. Extended temperature options are
- available in EXPRESS and Military version.

 3. Typical limits are at $V_{CC} = 5V$, $T_A = \pm 25^{\circ}C$.

 4. ALE/ \overline{CE} or \overline{CE} is $V_{CC} \pm 0.2V$. All other inputs can have any value within spec.
- 5. Maximum Active power usage is the sum Ipp + Icc. The maximum current value is with outputs Oo to O7 unloaded. 6. Output shorted for no more than one second. No more than one output shorted at a time. Ios is sampled but not 100% tested.
- 7. Vpp may be one diode voltage drop below Vcc. It may be connected directly to V_{CC}. Also, V_{CC} must be applied simultaneously or before Vpp and removed simultaneously or after Vpp
- 8. VIL. VIH levels at TTL inputs.



READ OPERATION

A.C. CHARACTERISTICS 27C256(1) 0°C ≤ TA ≤ +70°C


<u>.</u>	Versions(3)	V _{CC} ±5%	V _{CC} ±5% 27C256-1 N27C256-1		27C256-2 N27C256-2		27C256 N27C256		27C256-3 N27C256-3		
		V _{CC} ± 10%	:C ± 10%		27C256-20 N27C256-20		27C256-25 N27C256-25		27C258-30 N27C256-30		Unit
Symbol	Characteristic		Min	Max	Min	Max	Min	Max	Min	Max	1
t _{ACC}	Address to Output D	elay		170	·	200		250		300	ns
	CE to Output Delay			170		200		250		300	ns
^t OE	OE to Output Delay			70	<u> </u>	75		100		120	ns
	OE High to Output H	igh Z		55		5 5		60		75	ns
	Output Hold from Ad OE Change-Which	Idresses, CE or never is First	0		0		0		0		ns

NOTES.

- 1. A.C. characteristics tested at $V_{IH}=2.4V$ and $V_{IL}=0.45V$. Timing measurements made at $V_{OL}=0.8V$ and $V_{OH}=2.0V$.
- 2. Guaranteed and sampled.
- 3. Model Number Prefixes: No Prefix = CERDIP; N = PLCC.



A.C. WAVEFORMS 27C256



- 1. Typical values are for T_A = 25°C and nominal supply voltages.
- This parameter is only sampled and is not 100% tested.
 I may be delayed up to t_{CE}-t_{OE} after the falling edge of CE without impact on t_{CE}.

and the second s



READ OPERATION


A.C. CHARACTERISTICS

	Versions(3)	V _{CC} ±5%	,	256-2 256-2		256 C256	87C256-3 N87C256-3				
		V _{CC} ± 10%	% 87C256-20 N87C256-20		87C256-25 N87C256-25		87C256-30 N87C256-30		Unit		
Symbol	Parameter Chip Deselect Width		Parameter Min		Min	Max	Min	Max	Min Max		-
t _{LL}			50	50	60		75	Max	 		
t _{AL}	Address to CE-Latch Set-up		20		25			 	ns		
t _{LA}	Address Hold from CE-LATCH		45		50		30	 	ns		
IACL	CE-Latch Access Time			200	50		60		ns		
¹ OE	Output Enable to Outp					250		300	ns		
COE	The state of the s			75		100		120	ns		
	ALE/CE to Output Enable		45		50		60		ns		
(CHZ(2)	Chip Deselect to Outpu	it in High Z		55		60	······································	75			
tonz ⁽²⁾	Output Disable to Outp	ut in High Z		55		60		75	ns		

- NOTES:

 1. A.C. characteristics tested at V_{IH} = 2.4V and V_{IL} = 0.45V. Timing measurements made at V_{OL} = 0.8V and V_{OH} = 2.0V.
- 2. Guaranteed and sampled.
 3. Model Number Prefixes: No prefix = CERDIP; N = PLCC.

A.C. WAVEFORMS 87C256






CAPACITANCE(1) TA = 25°C, f = 1.0 MHz

	A 30 0; 1 1.0 MM2			
Symbol	Parameter	Max	Units	Conditions
C _{IN} C _{OUT}	Address/control capacitance Output Capacitance	6 12	pF pF	V _{IN} = 0V V _{OUT} = 0V

1. Sampled. Not 100% tested.

A.C. TESTING INPUT/OUTPUT WAVEFORM 290044-9 A.C. testing inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0" timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0."

A.C. TESTING LOAD CIRCUIT



DEVICE OPERATION

The modes of operation of the 27C256/87C256 are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A₉ for inteligent Identifier™ mode.

Table 1. Mode Selection for 27C256 and 87C256

Pins							T
Mode	CE	ŌĒ	A9	A ₀	V _{PP}	Vcc	Outputs
Read	V _{IL}	V _{IL}	X(1)	X	Vcc	5.0V	
Output Disable	V _{IL}	ViH	X	X	Vcc	5.0V	D _{OUT}
Standby	V _{IH}	X	X	X		 	High Z
Programming	VIL	V _{IH}	X	+	Vcc	5.0V	High Z
Program Verify			 	X	(Note 4)	(Note 4)	D _{IN}
Optional Program	V _{IH}	V _{IL}	X	X	(Note 4)	(Note 4)	DOUT
Verify	V _{IL}	V _{IL}	×	X	V _{CC} (Note 4)	(Note 4)	D _{OUT}
Program inhibit	V _{IH}	VIH	X	X	(Note 4)	(Note 4)	HIGH Z
int _e ligent (dentifier (3) -Manufacturer	VIL	V _{IL} .	V _H (2)	VIL	Vcc	Voc	89 H
int _e lig ent identifier (3) 27 C256	Vı L	VIL	VH(2)	VIH	Vos	Vcc	8CH
nt _e lig ent Iden tifier (3, 5) -87 C256	V ₄	V _{IL}	VH(2)	ViH	Vcc	Vec	80 H

NOTES:

- 1. X can be V_{IL} or V_{IH} 2 V_{FI} = 12.0V \pm 0.5V.
- 3. $A_1 A_8$, $A_{10-12} = V_{IL}$.

- 4. See Table 2 for V_{CC} and V_{PP} voltages during program-
- 5. ALE/CE has to be toggled in order to latch in the addresses and read the signature codes.

Read Mode: 27C256

The 27C256 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output enable (DE) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, the address access time (tACC) is equal to the delay from CE to output (tCE). Data is available at the outputs after a delay of tOE from the falling edge of OE, assuming that CE has been low and addresses have been stable for at least tACC-tOE.

Read Mode: 87C256

The 87C256 was designed to reduce the hardware interface requirements when incorporated in processor systems with multiplexed address-data busses. Chip count (and therefore power and board space) can be minimized when the 87C256 is designed as shown in Figure 4. The processor's multiplexed bus (AD₀₋₇) is tied to both address and data pins of the 87C256. All address inputs of the 87C256 are latched when ALE/CE is brought low thus eliminating the need for a seperate address latch.

The 87C256 internal address latch is directly enabled through the use of the ALE/CE line. As the transition occurs on the ALE/CE from the TTL high to the low state, the last address presented at the address pins is retained. Data is then enabled onto the bus from the EPROM via the OE pin.




Figure 4.89C31 with 87C256 System Configuration

Standby Mode

The 27C256 and 87C256 have Standby modes which reduce the maximum V_{CC} current to 100 μ A. Both are placed in the Standby mode when \overline{CE} or ALE/ \overline{CE} is in the CMOS-high state. When the Stand-

by mode, the outputs are in a high impedance state, independent of the OE input.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, Intel has provided 2 control lines which accommodate this multiple memory connection. The two control lines allow for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To use these two control lines most efficiently, CE (or ALE/CE) should be decoded and used as the primary device selecting function, while OE should be made a common connection to all devices in the array and connected to the READ line from the system control bus, This assures that all deselected memory devices are in their low power standby mode and that the output pins are active only when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by the falling and rising edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with Intel's Two-Line Control, and by properly selected decoupling capacitors. It is recommended that a 0.1 µF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor for low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 µF bulk electrolytic capacitor should be used between VCC and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage droop caused by the inductive effect of PC board-traces.

PROGRAMMING MODES

Caution: Exceeding 14V on Vpp will permanently damage the device.

Initially, and after each erasure, all bits of the EPROM are in the "1" state. Data is introduced by



selectively programming "0e" into the desired bit locations. Although only:"0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The device is in the programming mode when V_{PP} is raised to its programming voltage (See Table 2) and \overline{CE} (or ALE/ \overline{CE}) is pulsed to TTL low and $\overline{OE} = V_{IH}$. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

Program Inhibit

Programming of multiple EPROMS in parallel with different data is easily accomplished by using the Program Inhibit mode. A high-level CE (or ALE/CE) input inhibits the other devices from being programmed.

Except for CE (or ALE/CE) and OE all like inputs of the parallel EPROMs may be common. A TTL low-level pulse applied to the CE (or ALE/CE) input with VPP at its programming voltage will program the selected device.

Program Verify

A verify should be performed on the programmed bits to determine that they have been correctly programmed. The verify is performed with \overline{OE} at V_{IL} and \overline{CE} (or ALE/ \overline{CE}) at V_{IH} , and V_{PP} and V_{CC} at their programming voltages. Data should be verified a minimum of t_{OE} after the falling edge of \overline{OE} .

Optional Program Verify

All 27C256s with Vpp = 12.75V (12.5V inteligent programming) and OE = V_{IL} will present data on the bus independent of the CE state. The optional verify may be used in place of the verify mode to allow parallel programming where several devices share a common bus. It is performed with OE at V_{IL}, CE = V_{IL} (as opposed to the standard verify which has CE at V_{IH}), and Vpp = V_{CC} = 6.25V (6.0V inteligent programming). The outputs will then tri-state according to the signals presented to OE and CE. With Vpp lowered to V_{CC} (= 6.25V/6.0V—See Table 2), the normal read mode may be used to execute a program verify.

inteligent Identifier™ Mode

The inteligent Identifier Mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ±5°C ambient temperature range that is required when programming the device.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A_θ of the EPROM. Two identifier bytes may then be sequenced from the device outputs by toggling address line A_0 from V_{IL} to V_{IH} . All other address lines must be held at V_{IL} during the intelligent Identifier Mode.


Byte 0 ($A_0 = V_{1L}$) represents the manufacturer code and byte 1 ($A_0 = V_{1H}$) the device identifier code. These two identifier bytes are given in Table 1. ALE/CE of the 87C256 has to be toggled in order to latch in the addresses and read the signature codes.

INTEL EPROM PROGRAMMING SUPPORT TOOLS

Intel offers a full line of EPROM Programmers providing state-of-the-art programming for Intel programmable devices. The modular architecture of Intel's EPROM programmers allows you to add new suport as it becomes available, with very low cost add-ons. For example, even the earliest users of the iUP-FAST 27/K module may take advantage of Intel's new Quick-Pulse Programming Algorithm, the fastest in the industry.

Intel EPROM programmers may be controlled from a host computer using Intel's PROM Programming software (iPPS). iPPS makes programming easy for a growing list of industry standard hosts, including the IBM PC, XT, AT, and PCDOS compatibles, Intellec Development Systems. Intel's iPDS Personal Development Systems, and the Intel Network Development System (iNDS-II). Stand-alone operation is also available, including device previewing, editing, programming, and download of programming data from any source over an RS232C port.

For further details consult the EPROM Programming section of the Development Systems Handbook.



ERASURE CHARACTERISTICS (FOR CERDIF EPROMS)

the erasure characteristics are such that erasure begins a secur upon exposure to light with waveengths sorter than approximately 4000 Angstroms (A) it should be noted that sunlight and certain types of ruprescent lamps have wavelengths in the 3000-4000A range. Data shows that constant exposure to room level fluorescent lighting could erase the EPROM in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the device is to be exposed to these types of lighting conditions for ex-

tended periods of time, opaque labels should be placed over the window to prevent unintentional era-

The recommended erasure procedure is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity \times exposure time) for erasure should be a minimum of 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 μW/cm² power rating. The EPROM should be placed within 1 inch of the lamp tubes during erasure. The maximum inte-




Figure 6. Inteligent Programming™ Flowchart

grated dose an EPROM can be exposed to without damage is 7258 Wsec/cm² (1 week @ 12000 μW/ cm²). Exposure of the device to high intensity UV ight for longer periods may cause permanent dam-

CHMOS NOISE CHARACTERISTICS

Special EPI processing techniques have enabled Intel to build CHMOS with features adding to system reliability. These include input/output protection to latch-up. Each of the data and address pins will not latch-up with currents up to 100 mA and voltages from -1V to $V_{CC} + 1V$.

Additionally, the Vpp (programming) pin is designed to resist latch-up to the 14V maximum device limit.

Quick-Pulse Programming™ **Algorithm**

Intel's 27C256 EPROMs can now be programmed using the Quick-Pulse Programming Algorithm, developed by Intel to substantially reduce the throughput time in the production programming environment. This algorithm allows 27C256s to be programmed in under four seconds, almost a hundred fold improvement over previous algorithms. Actual



programming time is a function of the PROM programmer being used.

The Quick-Pulse Programming Algorithm uses initial pulses of 100 microseconds followed by a byte verification to determine when the address byte has been successfully programmed. Up to 25 100 µs pulses per byte are provided before a failure is recognized. A flowchart of the Quick-Pulse Programming Algorithm is shown in Figure 5.

For the Quick-Pulse Programming Algorithm, the entire sequence of programming pulses and byte verifications is preformed at $V_{\rm CC}=6.25{\rm V}$ and $V_{\rm PP}$ at 12.75 ${\rm V}$. When programming of the EPROM has been completed, all bytes should be compared to the original data with $V_{\rm CC}=V_{\rm PP}=5.0{\rm V}$.

In addition to the Quick-Pulse Programming Algorithm, the 27C256 is also compatible with Intel's Inteligent Programming Algorithm.

inteligent Programming™ Algorithm

The intelligent Programming Algorithm has been a standard in the industry for the past few years. A flow-chart of the intelligent Programming Algorithm is shown in Figure 6.

The inteligent Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial pulse(s) is one millisecond, which will then be followed by a larger overprogram pulse of length 3X msec. X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular location, before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at $V_{CC} = 6.0V$ and $V_{PP} = 12.5V$. When the intelligent Programming cycle has been completed, all bytes should be compared to the original data with $V_{CC} = V_{PP} = 5.0V$.

TABLE 2. D.C. PROGRAMMING CHARACTERISTICS 27C256/87C256 $T_A=25^{\circ}C_{\odot}\pm5^{\circ}C$

Symbol	Parameter	Limits			
	input Current (All Inputs)	Min	Max	Unit	Test Conditions
VIL	input Low Level (All inputs)		1.0	μΑ	$V_{IN} = V_{IL} \text{ or } V_{IH}$
VIH	input High Level	-0.1	0.8	V	VIN - VIL OF VIH
VOL		2.0	V _{CC} + 0.5	V	
V _{OH}	Output Low Voltage During Verify	,	0.45	V	OL = 2.1 mA
ICC2 ⁽⁴⁾	Output High Voltage During Verify VCC Supply Current	3.5		V	loh = -2.5 mA
Ipp ₂ (4)	V _{PP} Supply Current (Program)		30	mA	-OH 2.5 111A
V _{ID}	Ag Inteligent Identifier Voltage		50	mA	CE = VIL
V	inteligent Programming Algorithm	11.5	12.5	V	
Vpp	Quick-Pulse Programming Algorithm	12.0	13.0	V	
	Quick-Pulse Programming Algorithm	12.5	13.0	V	
/cc	inteligent Programming Algorithm	5.75	6.25	V	
	Quick-Pulse Programming Algorithm	6.0	6.5	V	

A.C. PROGRAMMING CHARACTERISTICS #7C256/87C256 TA = 25°C ±5°C; see Table 2 for VCC and Vpp Voltages.

oyntoo!	Parameter		L	imits		Althorne Garage
	直接的转动 一点。1970年1987年	Min	Тур	Max	Unit	Conditions
tas	Address Setup Time	2			μs	
toes_	OE Setup Time	2		 	<u> </u>	
tos	Data Setup Time	2			μs	
t _{AH}	Address Hold Time	0		<u> </u>	μς	
t _{DH}	Data Hold Time	2			μs	
t _{DFP}	OE High to Output Float Delay	0		130	μs ns	(See Note 3)
tvps	V _{PP} Setup Time	2				,
tvcs	V _{CC} Setup Time	2			μs	
tpW	CE Initial Program Pulse Width	95	100	105	μs μs	Quick-Pulse
<u>-</u>		0.95	1.0	1.05	ms	int _e ligent
^t OPW	CE Overprogram Pulse Width	2.85		78.75	ms	(See Note 2)
^t OE	Data Valid from OE	, .		150	ns	12.83
tCE	CE to Output Delay			500	ns	
t _{VR}	Vpp Recovery Time	2				Optional Verify
tvpH	Vpp Hold Time	2			μs	Optional Verify
					μs	Optional Verify

A.C. CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%) 20	ne
input Pulse Levels 0.45V to 2	4\ /
INDUIT IMING Heterence Level . O eV and o	مر ر
Output Timing Reference Level 0.8V and 3.5	5V

NOTES

1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

2. The length of the overprogram pulse (Intelligent Programming Algorithm) may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value X.


This parameter is only sampled and is not 100% tested.
 Output Float is defined as the point where data is no longer driven—see timing diagram.

4. The maximum current value is with outputs 00 to 07 unloaded.

Maria California

To the state of

PROGRAMMING WAVEFORMS 27C258/87C256



1. The Input Timing Reference Level is 0.8V for VIL and 2V for a VIH.

tOE and topp are characteristics of the device but must be accommodated by the programmer.

3. When programming the 27C256/87C256, a 0.1 μF capacitor is required across VPP and ground to suppress spurious voltage transients which can damage the device.

4. When programming the 87C256, the address latch function is bypassed with VPP at 12.5V. The device will function just like the 27C256 during read or write. When VPP is at 5.0V during the read mode, the address latch function is enabled and CE needs to be toggled to latch in the addresses.

5. 12.75V VPP & 6.25V VCc for Quick-Pulse Programming Algorithm; 12.5V VPP & 6.0V VCc for inteligent Programming Algorithm.



54K

Commercial Industrial

X2864A X2864A1

8192 x 8 Bit

Electrically Erasable PROM

FEATURES

- 250 ns Access Time
- Fast Write Cycle Times
 - -16-Byte Page Write Operation
- -Byte or Page Write Cycle: 5 ms Typical
- Complete Memory Rewrite: 2.6 Sec.
- Typical
- Effective Byte Write Cycle Time of 300 μ s Typical
- · DATA Polling
 - -Allows User to Minimize Write Cycle Time
- High Reliability
 - Endurance: 10,000 Writes Per Byte
 - Data Retention: 100 Years
- Simple Byte and Page Write
- -Single TTL Level WE Signal
- -Internally Latched Address and Data
- -Automatic Write Timing
- JEDEC Approved Byte-Wide Pinout


DESCRIPTION

The Xicor X2864A is a 8K x 8 E2PROM, fabricated with the same reliable N-channel floating gate MOS technology used in all Xicor 5V programmable nonvolatile memories. The X2864A features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs, ROMs and EPROMs.

The X2864A supports a 16-byte page write operation, effectively providing a 300 µs/byte write and enabling the entire memory to be written in less than 2.6 seconds. The X2864A also features DATA Polling, a system software support scheme used to indicate the early completion of a write cycle.

Xicor E2PROMs are designed and tested for applications requiring extended endurance and data retention. Endurance is specified as 10,000 cycles per byte minimum and data retention is specified as 100 years minimum. Refer to Xicor reliability reports RR-520 and RR-515 for details of endurance and data retention characteristics.


PIN CONFIGURATIONS



N NAMES

· · · · · · · · · · · ·		
9-A ₁₂ Op-I/O ₇ /E E E E E E E S S C	Data Write Chip Outp +5V Grou	

FUNCTIONAL DIAGRAM



0070-3

ANCE AND DATA RETENTION

erameter	Min.	Max.	Units	Conditions
turance	10,000		Cycles/Byte	
a Retention	100		Years	Xicor Reliability Report RR-520
			1003	Xicor Reliability Report RR-515


HARACTERISTICS

 $T_A = 0^{\circ}\text{C to} + 70^{\circ}\text{C}, V_{CC} = +5\text{V} \pm 5\%$, unless otherwise specified.

 $V_{A} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = +5\text{V} \pm 10\%$, unless otherwise specified.

:ycle Limits

:oł	Parameter		X2864A-25 X2864AI-25		X2864A X2864AI		X2864A-35 X2864AI-35		X2864A-45 X2864AI-45		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
	Read Cycle Time		250		300		350		450	10.000	
	Chip Enable Access Time			250		300	`	350	730		ns
	Address Access Time			250						450	ns
	Output Enable Access Time					300		350		450	ns
\dashv				100		100		100		100	ns
1	Chip Enable to Output in Lo		10		10		10		10		
\perp	Chip Disable to Output in H	igh Z	10	60	10	80	10	80			ns
1	Output Enable to Output in	low Z	10		10			-80	10	100	ns
	Output Disable to Output in						10		10		ns
+			10	60	10	80	10	80 -	10	100	กร
	Output Hold from Address (hange	10]	10		10		10		ns



thz max and tong max are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven. thz min., tonz min., toz min. and toz min. are periodically sampled and are not 100%

ABSOLUTE MAXIMUM RATINGS*

*COMMENT

ature Under Bias - 10°C to +85°C X2864AI Storage Temperature Voltage on any Pin with Respect to Ground – 1.0V to +7V D.C. Output Current Lead Temperature (Soldering, 10 Seconds)300°C

Stresses above those listed under Trasolute Maximum 1 ings" may cause permanent damage to the device. This stress rating only and the functional operation of the device these or any other conditions above those indicated in the erational sections of this specification is not implied. Expor to absolute maximum rating conditions for extended per may affect device reliability.

D.C. OPERATING CHARACTERISTICS

X2864A $T_A = 0^{\circ}$ C to $+70^{\circ}$ C, $V_{CC} = +5V \pm 5\%$, unless otherwise specified. X2864Al $T_A = -40^{\circ}$ C to +85°C, $V_{CC} = +5V \pm 10\%$, unless otherwise specified.

Symbol	Parameter	X2864A Limits		X286	4Al Limits	Units	Tool Condition	
	raiailletei	Min.	Max.	Min.	Max.	Olinta	Test Conditions	
lœ	V _{CC} Current (Active)		140		140	mA	CE = OE = V _{IL} All I/O's = Open Other Inputs = V _{CC}	
I _{SB}	V _{CC} Current (Standby)		60		70	mA	CE = V _{IH} , OE = V _{IL} All I/O's = Open Other Inputs = V _{CC}	
ارا	Input Leakage Current		10		10	μΑ	$V_{IN} = GND \text{ to } V_{CC}$	
lo	Output Leakage Current	1	10	· '	10	μА	Vout = GND to VCC, CE = 1	
Λ ^{IΓ} (3)	Input Low Voltage	- 1.0	0.8	-1.0	0.8	V	1 cy	
Λ ^{IH} (3)	Input High Voltage	2.0	V _{CC} +0.5	2.0	V _{CC} + 1.0	V	1.5	
VOL	Output Low Voltage		0.4		0.4	V	I _{OL} = 2.1 mA	
V _{OH}	Output High Voltage	2.4		2.4		V	l _{OH} = -400 μA	

TYPICAL POWER-UP TIMING

Symbol	Parameter	Typ.(1)	Units
t _{PUR} (2)	Power-Up to Read Operation	1	. ms
t _{PUW} (2)	Power-Up to Write Operation	5	ms

CAPACITANCE $T_A = 25^{\circ}\text{C}$. f = 1.0 MHz. $V_{CC} = 5\text{V}$

Symbol	Test	Max.	Units	Conditions
C _{1/O} (2)	Input/Output Capacitance	10	pF	V _{I/O} = 0V
C _{IN} (2)	Input Capacitance	. 6	ρF	V _{IN} = 0V

المناج والموفا فالمصيدين والمالية A.C. CONDITIONS OF TEST

Input Pulse Levels	0V to 3.0V	
Input Rise and Fall Times	10 ns	
Input and Output Timing Levels	1.5V	
Output Load	1 TTL Gate and C _i = 100 pF	

MODE SELECTION


CE	OE	WE	Mode	1/0	Pow
A.C	L	Н	Read	Dout	Activ
L	Н	L	Write	DIN	Activ
Н	X	X	Standby and Write Inhibit	High Z	Stan
X	L	X	Write Inhibit		_
X	X	Н	Write Inhibit		

- Notes: (1) Typical values are for T_A = 25°C and nominal supply voltage.
 - (2) This parameter is periodically sampled and not 100% tested.
 - (3) V_{IL} min. and V_{IH} max, are for reference only and are not tested.

Write Cycle Limits


Symbol	Parameter		1	
t _{WC} ⁽⁵⁾	Write Cycle Time	Min.	Max.	Units
tas	Address Setup Time		10	ms
t _{AH}	Address Hold Time	10		ns
tcs		200		ns
t _{CH}	Write Setup Time	0		
	Write Hold Time	0		ns
tcw	CE Pulse Width	150		ns ns
toes	OE High Setup Time	10		ns
^t OEH	OE High Hold Time			ns
t _{WP}	WE Pulse Width	10	·	ns
t _{WPH}	WE High Recovery	150		ns
t _{DV}	Data Valid	50		ns
tos	Data Setup		300	ns
t _{OH}	Data Hold	100		ns
t _{DW}		20		ns
\$BLC	Delay to Next Write	500		
ALC	Byte Load Cycle	3	40	μs

WE Controlled Write Cycle




Note: (5) two is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is maximum time the device requires to automatically complete the internal write operation.

E Controlled Write Cycle




ge Mode Write Cycle



- rs: (6) Between successive byte writes within a page write operation, OE can be strobed LOW: e.g. this can be done with CE and WE HIGH to fetch data from another memory device within the system for the next write; or with WE HIGH and CE LOW effectively performing a polling operation.
 - (7) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

DATA Polling Timing Diagram(8)



Note: (8) A polling operation by definition is a read cycle and therefore subject to read cycle timings.

PIN DESCRIPTIONS

Addresses (A0-A12)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

read write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data in/Data Out (I/O₀-I/O₇)

Data is written to or read from the X2864A through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X2864A.

DEVICE OPERATION

Road

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both CE and WE are LOW and OE is HIGH. The X2864A supports both a CE and WE controlled write cycle. That is, the address is latched by the falling edge of either CE or WE, whichever occurs last. Similarly, the data is latched internally by the rising edge of either CE or WE, whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5 ms.

Page Write Operation

The page write feature of the X2864A allows the entire memory to be written in 2.6 seconds. Page write allows

two to sixteen bytes of data to be consecutively written to the X2864A prior to the commencement of the internal programming cycle. The destination addresses for a page write operation must reside on the same page; that is, A_4 through A_{12} must not change.

The page write mode can be entered during any write operation. Following the initial byte write cycle, the host can write an additional one to fifteen bytes in the same manner as the first byte was written. Each successive byte write cycle must begin within 20 μ s of the falling edge of $\overline{\text{WE}}$ of the preceding cycle. If a subsequent $\overline{\text{WE}}$ HIGH to LOW transition is not detected within 20 μ s the internal automatic programming cycle will commence.

DATA Polling

The X2864A features DATA Polling as a method to indicate to the host system that the byte write or page write cycle has completed. DATA Polling allows a simple bit test operation to determine the status of the X2864A, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data = 0xx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data.

WRITE PROTECTION

There are three features that protect the nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse of less than 20 ns will not initiate a write cycle.
- V_{CC} Sense—All functions are inhibited when V_{CC} is ≤3V, typically.
- Write Inhibit—Holding either OE LOW, WE HIGH or CE HIGH during power-on and power-off, will inhibit inadvertent writes.

SYSTEM CONSIDERATIONS

Because the X2864A is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X2864A has two power modes, standby and active, proper decoupling of the memory array is of

prime concern. Enabling CE will cause transient current spikes. The magnitude of these spikes is dependent of the output capacitive loading of the I/Os. Therefore the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proposelection and placement of decoupling capacitors. As minimum, it is recommended that a 0.1 µF high frequency ceramic capacitor be used between VCC and GND at each device. Depending on the size of the ray, the value of the capacitor may have to be larger.


In addition, it is recommended that a 4.7 μ F electrolyth bulk capacitor be placed between V_{CC} and GND to each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage throughout the inductive effects of the PC board traces.

SYMBOL TABLE


INPUTS Must be steady	OUTPUTS WIII be steady
May change from Low to High	Will change from Low to High
May change from High to Low	Will change from High to Low
Don't Care: Changes Allowed	Changing: G State Not G Known
N/A	Center Line is High Impedance
	Must be steady May change from Low to High May change from High to Low Don't Care: Changes Allowed

X2864A, X2864AI


Normalized Active Supply Current vs. Ambient Temperature



Normalized Standby Supply Current vs. Ambient Temperature



Normalized Access Time vs. Ambient Temperature



TYPES SHEAALSOS, SHEAASOS, SHEAALSOS, SHEALSOS, SHEALSON, SHEALSON

D2661, APRIL 1882-REVISED DECEMBER

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic
- Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input AND garas Yhey perform the Boolean functions Y = A-B or Y = A+B in positive logic.

The SN54ALSO8 and SN54ASO8 are characterized for operation over the full military temperature range 55 °C to 125 °C. The SN74ALSO8 and SN74ASOB are characterized for operation from 0 °C

FUNCTION TABLE (each gate)

100	UTS	0
A	•	OUTPUT
1 4	H	H
l x	:	·
		<u> </u>


logic symbol



eneralsor, eneralos SN74ALSOR, SN74ASOS . . . N PACKAGE ITOP VIEW

	~~,
IAUT	Uidh.
18[]2	VCC
17 🗖 3	12 Flag
2A[]4	12 H4A
28 75	11 4Y
2Y 🗍 6	%H38
GNOT,	9∐3∀
المراب	_8[J]3Y

ensaal808, ensaas08 . . . Ph package SN74ALBOS, SN74ASOS . . FN PACKAGE (TOP VEW)



ALS AND AS CIRCUITS



SN74ALS080°C to 70°C

recommended operating conditions

/00			N54ALS	80	8	N74ALS	08	T
CC Supply voltage		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
IH High-level input volta	Qe .	4.5	5	5.5	4.5	.10/4		
IL Low-level input volta	3e	2			2.3		5.5	V
JH High-level output cur	ent			0.8				
Low-level output out	***			-0.4			0.8	V
A Operating free-air terr	Marat						-0.4	mA
	ibe: s(n) 6	-55		125			8	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COND	PITIONS	8	N54ALE	808		N74ALS		·
ViK	VCC = 4.5 V,	ij = -18 mA	MIN	TYPt	MAX	MIN	TYPI	MAX	UNIT
VOH.	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$				-1.5				
V T	VCC = 4.5 V,	OH 0.4 IIIA	VCC-	2		 		-1.5	V
VOL -	VCC = 4.5 V.	IOL = 4 mA		0.25					V
1,		10L = 8 mA		0.25	0.4		0.25	0.4	
1	V _{CC} = 5.5 V,	V ₁ = 7 V					0.35	0.5	V
IH	V _{CC} = 5.5 V,	V ₁ = 2.7 V			0.1			0.1	
il F	V _{CC} = 5.5 V,				20				mA
io‡	VCC = 5.5 V,	$V_j = 0.4 \text{ V}$			-0.1			20	μΑ
ICCH		$V_0 = 2.25 \text{ V}$	-30					-0.1	mA
	V _{CC} = 5.5 V,	V _I = 4.5 V	1-30		-112	- 30		-112	mA
ICCL	VCC = 5.5 V,	V; = 0 V		1.3	2.4		1.3	2.4	
pical values are at \	CC = 5 V. TA = 25 °C.		ł	2.2	4			4.4	mA
utput conditions he	CC = 5 V, TA = 25 °C. ve been chosen to produce a current						2.2	4	mA

f AB typical visities are at VCC = 5 V, TA = 25 °C.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	- SALE OF	CL = 50 RL = 50 TA = Mil		5 V ,	UN
^t PLH	A or B		MIN	ALSOS MAX	SN74 MIN	ALSO8	
tPHL	7 4 8	Υ		****	WHA	MAX	

Texas Instruments INSTRUMENTO POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

ALS AS CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voitage, VCC Operating free-air temperature range: SN54AS08 SN74AS08 - 30 C to 70 °C to 70 °C Storage remperature range . . . recommended operating conditions

/cc	C		SN54AS	80	S	N74AS	00	
IH	Supply voltage	MIN	NOM	MAX	MIN	NOM		UNIT
	High-level input voltage	4.5	5	5.5		NUM	MAX	
	Low-level input voltage	2			4.5	5	5.5	V
1	High-level output current			0.8	2			V
	Low-level output current			-2			0.8	V
	Operating free-air temperature			20			- 2	mA
		-55		125			20	mA
ical (characteristics over recommended operation			125	0		70	٥٢

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

VIK		DITIONS	- 3	N54AS	80		N74AS		7
VOH	V _{CC} = 4.5 V,	lj = -18 mA	MIN	TYPt	MAX	MIN	TYPI	MAX	UNI
VOL	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	IOH = -2 mA			-1.2				
100	V _{CC} = 4.5 V,	OL = 20 mA	VCC-2	-		VCC-2		- 1.2	V
'IH	V _{CC} = 5.5 V,	V ₁ = 7 V		0.35	0.5		0.35		V
- 177	VCC = 5.5 V,	V ₁ = 2.7 V			0.1		0.35	0.5	V
11.	VCC = 5.5 V.	V ₁ = 0.4 V			20			0.1	mA
0;	VCC = 5.5 V,				-0.5			20	μA
ССН	V _{CC} = 5.5 V,	$V_0 = 2.25 \text{ V}$	- 30					-0.5	mA
CCL	VCC = 5.5.V	V ₁ = 4.5 V		5.8	-112	- 30		-112	mA
ical values are at		V _I = 0 V			9.3		5.8	9.3	mA
reput conditions in	V _{CC} = 5 V, T _A = 25 °C. eve been chosen to produce a curre Bristics (see Note-1)			14.9	24		14.9	24	mA

switching characteristics (see Note-1)

tp_H A or 8 Y 1 6.5 1 5.5 ns TE 1: For load circuit and voltage waveforms, see page 1-12. Y 1 6.5 1 5.5 ns	PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL = 50 RL = 50 TA = Mi		UNIT
	(PHL	A	T :			

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain four independent 2-input OR gates. They perform the Boolean functions Y = A + B or $Y = \overrightarrow{A \cdot B}$ in positive logic.


The SN54ALS32 and SN54AS32 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS32 and SN74AS32 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
A	В	Y
Н	X	Н
Х	н	Н Н
٤	L	ارا


logic symbol

T.




Pin numbers shown are for J and N packages.

SN54ALS32, SN54AS32 . . . J PACKAGE SN74ALS32, SN74AS32 . . . N PACKAGE (TOP VIEW)



SN54ALS32, SN54AS32 . . . FH PACKAGE SN74ALS32, SN74AS32 . . . FN PACKAGE (TOP VIEW)



NC No internal connection

TYPES SN54AS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

ab	solute m	aximum ratings over one	
,	Supply Input vo	voltage, VCC	rating free-air temperature range (unless otherwise noted) 7 V
.	Operation	ng free-air temperature rang	9: SN54AS32
-	Storage	temperature	SN74AS32
rec	ommende	d operating conditions	0°C to 125°C 0°C to 70°C -65°C to 150°C

High-level input voltage	VCC	Supply voltage		N54AS	32	S	NZAACO		T
Low-level input voltage 2 5.5 4.5 5 5.5 OH		High-level input were		NOM	MAX				UNI
High-level output current	VIL	Low-level con-	4.5	5	5.5	4.5			
Low-level cutput current	ОН	High-level and Voltage	2			2	5	5.5	V
A Operating free-air temperature 20 20 20	DL	low-low-			0.8				V
20		Consider a cutput current			-2			0.8	V
		operating free-air temperature			20			- 2	mA
trical characteristics of the second control			- 55		125			20	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	- Tocommen	ded operating free-	air tempe	94					
PARAMETER	TEST CON	ded operating free-		ature	range	(unless	other	wise n	oted)
VIK		-11043		N54AS	32		N74AS		
У ОН	VCC = 4.5 V,	i ₁ = -18 mA	MIN	TYPT	MAX				UNIT
You	VCC = 4.5 V to 5.5 V.	IOH -2 mA			-1.2	141114	TYPT	MAX	Citt
100	VCC = 4.5 V.	OH Z INA	VCC-2			ļ		-1.2	T v
1	VCC = 5.5 V.	IOL = 20 mA		0.35		VCC-2			V
NH NH	VCC = 5.5 V,	V _i = 7 V		0.35	0.5		0.35	0.5	+
111	V _{CC} = 5.5 V,	V _I = 2.7 V			0.1			0.1	V
10 2		$V_i = 0.4 \text{ V}$			20				mA
іссн	V _{CC} = 5.5 V,	V _O = 2.25 V			-0.5			20	μΑ
CCL	V _{CC} = 5.5 V,	V _I = 4.5 V	- 30		-112			-0.5	mA
	YCC = 5.5 V,	V. Oi		7.3	10	- 30		-112	mA
OUTDUT COORDING	t VCC = 5 V, YA = 25 °C.	VI = 0 V		16.5	12		7.3	12	mA
	have been chosen to produce a curre	of the		10.5	26.6		16.5	26.6	mA
tching charac	t V _{CC} = 5 V, T _A = 25 °C. have been chosen to produce a curre teristics (see Note 1)	wiet closely approximate	s one half of	the true	short-circ	uit output	current,	los-	

PARAN	ETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 50 R _L = 50		5 V,		
			.5517677	SN54.		UNIT			
- tPLI		A or B		MIN			AS32		
Hes		A or B	Υ	1	MAX	MIN	MAX		
FE 1: For a	ad circuit a	nd voltage waveforms, see page	Y 1-12.	1	7.5 6.5	1	5.8 5.8	ns	
		waveforms, see page	1.12.		6.5	1		ns	





Input voltage Operating free-air temperature range: SN54ALS32

SN74ALS320°C to 70°C -85°C to 150°C recommended operating conditions

VCC Supply voltage	8	N54ALS32		
High-level input voltage	MIN 4.5	NOM MAX	SN74ALS3	2 MAX UN
OH High-level output current	2	5 5.5	4.5 5	5.5 V
TA Operating free-air temperature		0.8		V 8.0
Octrical characteristics over recommended operat	- 55	125	0	0.4 mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		ended operating free-s ONDITIONS	ir tempe	rature	range.	/41m1=	-		0 0
VIK	VCC = 4.5 V,				32	unies:	other	Wise r	(beto
VOH	VCC = 4.5 V to 5.5	H = -18 mA	MIN	TYPT	MAX	MIN	N74ALS		UNIT
VOL	VCC = 4.5 V.		Von 2		-1.5	1	ITPT		<u> </u>
	VCC = 4.5 V.	IOL = 4 mA	VCC-2			VCC-2		-1.5	V
11H	VCC = 5.5 V,	OL = 8 mA		0.25	0.4		0.25		V
	VCC = 5.5 V.	V _I = 7 V	+				0.25	0.4	V
10:	VCC = 5.1 V.	$V_1 = 2.7 \text{ V}$	+		0.1		0.35	0.5	
1ссн	VCC = 5. /.	$V_1 = 0.4 \text{ V}$	 		20			0.1	mA
ICCL	Vcc = 5	$V_0 = 2.25 V$	+		-0.1			20	μΑ
	VCC = E E I	V ₁ = 4.5 V	-30		112	-30		-0.1	mΑ
he output conditions he	VCC = 5.5 V, VCC = 5 V, TA = 25 °C.	VI = 0 V	 	1.9	4			112	mA
	we been chosen to produce a cu	(TAN)		2.6	4.9		2.0	4	mA
witching characte	Nelast.	thet closely approximates	one half of o				2.0	4.9	mA
1	VCC = 5 V, T _A = 25 °C. eve been chosen to produce a cu pristics (see Note 1)			ie tine si	iort-circu	it output d	orrent, (os.	

switching characteristics (see Note 1)

) [Onsucs (see Note 1)		ind troe short-circuit output current, lOS.	
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω,	
20	tpLH tpHL TE 1: For load circuit and	A or B A or B voltage waveforms, see page 1-12		TA = MIN to MAX SN54ALS32 SN74ALS32 MIN MAX MIN MAX 3 16 3 14 3 13 3 12	UNIT ns

Iexas Instruments POST OFFICE BOX 225012 . DALLAS TEXAS 75265

- Incorporates 3 Enable Inputs to Simplify Cascading and/or Data Reception
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


description

The 'ALS138 and 'AS138 circuits are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decorders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.


The conditions at the binary select inputs and the three enable inputs select one of eight input lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The SN54ALS138 and SN54AS138 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS138 and SN74AS138 are characterized for operation from 0°C to 70°C.

SN54ALS138, SN54AS138 . . . J PACKAGE SN74ALS138, SN74AS138 . . . N PACKAGE (TOP VIEW)





SN54ALS138. SN54AS138... FH PACKAGE SN74ALS138, SN74AS138... FN PACKAGE (TOP VIEW)



NC-No internal connection

logic symbols (alternatives)





Pin numbers shown are for J and N packages.

Copyright @ 1982 by Texas Instruments Incorporated


Texas Instruments

POST OFFICE BOX 225012 # DALLAS, TEXAS 75265

2-113

126

gram (positive logic)



ALS AND AS CIRCUITS

EN.	ABLE	T	051.5		FUN	CTION	TABL	.E				
	UTS		SELE									
G1	Ğ2•	C	В	A	YO				TPUTS			
X	Н	X	X	X	1 11	Y1	Y2	Y3	Y4	Y5	Y6	Y7
H	X L	X	X	X	Н	H	н	H	Н	Н	Н	Н
H.	L	i	L	H	H	H	Н	н	Н	H	H	H
н		L	Н	L	Н	н	, H	н	H H	Н	н	н
H H	L	н	L	H	н	H	Н	L	н	H	Н	H
Н		H	L H	н	н	Н	H	H	L H	Н	Н	н
<u>H</u>		Н	Н	Н	H	.H H	Н	н	н	Н	H	H
} = ઉ	2A + G2	28					н	н	Н	Н	н	ï l

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC Operating free-air temperature range: SN54ALS138, SN54AS138 Storage temperature range SN74ALS138, SN74AS138

2.114

Texas Instruments POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

TYPES SN54ALS138, S274ALS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

recommended operating conditions

VCC Supply voltage		SN54ALS	138	50	7444	
VIH High-level input voltage	MIN 4.5		MAX	MIN	74ALS138 NOM MA	
LOW-level input voltage	. 2	5	5.5	4.5		.5 V
OL Low-level outsur			0.8	2		V
TA Operating free-air temperature			-0.4		0. 0.	
	- 55		125			B mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

VIK	TEST CONDITIONS			S138	T .		W150	noted.
VOH	VCC = 4.5 V, I _I = -18 mA	MIN	TYP	MAX	MIN	N74ALS		UNIT
VOL	VCC = 4.5 V. IOH = -0.4 mA			- 1.5				
	VCC = 4 5 V	Vcc-			Vcc-	2	-1.5	V
1/14	VCC = 5.5 V, OL = 8 mA		0.25	0.4		0.25	0.4	
111	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 7 \text{ V}$ $V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 2.7 \text{ V}$					0.35	0.5	٧
102				0.1			0.1	mA
icc	-CC - 5.5 V,			-0.1			20	μΑ
Dicay and		- 30		-112	- 30		-0.1	mA
output conditions to	CC = 5 V, TA = 25°C.		5	10			- 112	mA:
	CC = 5 V, T _A = 25°C. e been chosen to produce a current that closely approxim						10	mA

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 Ω, TA = MIN to MAX	UNI
tPLH tPHL tPLH	A. B. C	Any Y	SN54AL\$138 SN74AL\$138 MIN MAX MIN M/	
трнь	Enable voltage waveforms, see pe	Any Y	6 22 6	8 ns

OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D2661, DECEMBER 1982-REVISED DECEMBER 1983

3-State Outputs Drive Bus Lines Directly

- P-N-P inputs Reduce Dc Loading
- AS Version in Development. Data Will Be Provided As It Becomes Available. Contact the Factory for Latest Information
- Package Options include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas instruments Quality and Reliability

description


These octal bus transceivers are designed for synchronous two-way communication between data buses. The control function emplementation minimizes external timing requirements.

The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (\overline{G}) can be used to disable the device so that the buses are effectively isolated.


The 1 version of the SN74ALS245A is identical to the standard version except that the recommended maximum IQL is increased to 48 milliamperes. There is no -1 version of the SN54ALS245A.

The SN54ALS245A and SN54AS245 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS245A and SN74AS245 are characterized for operation from 0°C to 70°C.

SN54ALS245A, SN54AS245 . . . J PACKAGE SN74ALS245A, SN74AS245 . . . N PACKAGE (TOP VIEW)



SN54ALS245A, SN54AS245 FH PACKAGE SN74ALS245A, SN74AS245 FN PACKAGE (TOP VIEW)



2

ALS AND AS CIRCUITS

FUNCTION TABLE

ENABLE G	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	н √	A data to B bus
Н	X	Isolation





Copyright © 1982 by Texas Instruments Incorporated

TEXAS INSTRUMENTS


POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

2-235





logic symbol



Company of the Compan

Pin numbers shown are for J and N packages

2

ALS AND AS CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	iting free-air temperature range (up)	and out
input voltage: All inputs	iting free-air temperature range (uni	ess otherwise noted)
I/O ports		7 V
operating free-air temperature range	SN54ALS245A	7 V
Storage temperature range	SN54ALS245A SN74ALS245A	-55°C to 125°C
Storage temperature range recommended operating conditions	•	-65 °C to 150 °C

VCC	Supply voltage		N54ALS	245A	SN	74AL82	454	т-
VIH	Wich to	MIN	MOM	MAX	MIN	NOM	MAX	UN
	High-level input voltage		5	5.5	4.5			-
/IL	Low-level input voltage	2			7.5		5.5	L١
ОН	High-level output current			0.8				1
OL.	Low-level output current			- 12			0.8 - 15	V
A	Operating free-air temperature			12			24	m.
extend	led limits apply only if VCC is maintained between 4.75 V a limit applies for the SN74ALS245A-1 and	- 55		125			48 [†]	m/

Texas Instruments POST OFFICE BOX 225012 . DALLAS TEXAS 75265

130

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST COND	ITIONS	S	N54ALS	245A	SN	245A	T	
Vik				MIN	TYP	MAX		TYP1	MAX	וואט
- 11/		V _{CC} = 4.5 V,				- 1.5		*****	- 1.5	V
		V _{CC} = 4.5 V to 5.5 V	OH = -0.4 mA	Vcc -	2		V _{CC}	2		
VOH		V _{CC} = 4.5 V,	IOH = -3 mA	2.4	3.2		2.4	3.2		-
		V _{CC} = 4.5 V,	IOH = -12 mA	2			-			√ V
		V _{CC} ≠ 4.5 V,	IOH = -15 mA	1			2			∤
		VCC = 4.5 V,	OL = 12 mA	 	0.25	0.4				ļ
VOL		VCC = 4.5 V,	101 = 24 mA	+	0.23	0.4		0.25	0.4]
		110L = 48 mA for - 1 v		Ì				0.35	0.5	\ \
l,	Control inputs		V ₁ = 7 V	┼						
***	A or B ports	V _{CC} = 5.5 V,	V _I = 5.5 V	 		0.1			0.1	mA
i	Control inputs		_ v ₁ .= 3.3 v			0.1			0.1	,,,,,
111-1	A or 8 ports [‡]	VCC * 5.5 V.	$V_1 = 2.7 \text{ V}$	<u> </u>		20			20	
	Control inputs					20			20	μА
44	A or B ports	VCC ≈ 5.5 V,	$V_I = 0.4 V$	<u> </u>		0.1			- 0.1	
10		Voc - E.E.V				- 0.1			- 0.1	mA
<u> </u>		V _{CC} = 5.5 V.	V _O ≈ 2.25 V	- 30		-112	- 30		- 112	mA
l c c			Outputs high		30	48		30	45	
r.c		VCC = 5.5 V	Outputs low		36	60		36	55	mΑ
			Outputs disabled		38	63		38	58	MA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		C _L = 50 R1 = 500 R2 = 500 T _A = Mil	ο α, ο α,	V.	UNIT
				ALS245A	SN74A	LS245A	1
PLH		·	MIN	MAX	MIN	MAX	1
tpHL	A or B	B or A	3	15	3	10	
	<u> </u>		3	. 13	3	10	ns
ФZН	_ G		5	25			
tPZL		A or B			- 5	20	
^t PHZ			5	25	5	20	ns
	- G	A or B	2	12	2	10	
tPLZ			4	18	4	15	ns



ALS AND AS CIRCUITS (N)

All typical values are at V_{CC} = 5 V, T_A = 25 °C.
For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los

recommended operating conditions

VCC Supply voltage	81	V54AS2	45	SA	74A824		
VIH High-level input voltage	MIN	MOM	MAX	MIN	NOM		UNI
LOW-level input voltage	4.5	5	5.5	4.5	5	5.5	
On high-level output current				2		-0.5	V
COW-level output current			0.8			0.8	~
ree-air temperature			-12 32			- 15	mA
ctrical characteristics over recommended operation	- 55		125			48	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

VIK			ded operating free-air	<u> </u>				N74AS	245	
		V _{CC} = 4.5 V,	lj = -18 mA	MIN	TYPT	MAX	MIN	TYPT		UNI
VOH		VCC = 4.5 V to	$I_{\rm I} = -18 \text{mA}$ 5.5 V, $I_{\rm OH} = -2 \text{mA}$			-1.2				
UH			10H = -3 mA	Vcc-			Vcc-	-	-1.2	V
		V _{CC} = 4.5 V,	OH = -12 mA	2.4	3.2		2.4			
· ·		VCC = 4.5 V.	lou - 12 ma	2.4				3.2		1
VOL		VCC = 4.5 V,	10H = -15 mA							1 V
	Control inputs	$V_{CC} = 4.5 \text{ V},$	OL = 32 mA		0.25	0.5	2.4			1
4	A oc 9	VCC = 5.5 V.	IOL = 48 mA			0.5				
	A or 8 ports	V _{CC} = 5.5 V,	V ₁ = 7 V					0.35	0.5	٧
lH.	Control inputs		$V_1 = 5.5 \text{ V}$			0.1			0.1	
	A or B ports	VCC = 5.5 V,	VI = 2.7 V			0.1			0.1	mA
IL.	Control inputs		2.7			20			20	
A or B ports		VCC = 5.5 V,	VI = 0.4 V			50			50	μA
03		V _{CC} = 5.5 V,	VI = 0.4 V			0.1			-0.1	
		100 - 5.5 V,	V _O = 2.25 V	20	<u>-c</u>	.75			0.75	mA
CC		Va	Outputs high	- 30		112 -	- 30			
		VCC = 5.5 V	Outputs low		62			62	112	mΑ
			Outputs disabled		95			95		7
//) mana	lues are at VCC = 5 the perameters igy a anditions have been of	V. TA = 25°C. nd III include the off-state hosen to produce a current			79			79		mA

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

Texas Instruments

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

vitching characteristics (see Note 1)

TPH		PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL = 50 R1 = 50 R2 = 50 TA = MI	Ο Ω,	UNIT	
tpHi A or B B or A 6 6 6 0s tpZH G A or B 8 8 ns tpZL G A or B 8 8 ns tpHZ G A or B 4.5 4.5 4.5		^L PLH	+		SN54A8245	SN74AS245	1	
τρχΗ G A or B B B B R τρΗΖ G A or B 4.5 A or B		PHIL	AorB	R or A		3.510.		
tpzL G A or B 8 5 ns tpHZ B 8 8 ns tpLZ G A or B 4.5 A or B		1PZH	+	O OF A				
tpHz 8 8 ns tpLz G A or B 4.5 4.5		LPZL	d 6	A D		5	ns	
\$ 8 8 ns \$ 4.5 4.5			+	- or B		8	+	
7 OF B			G			8	ns	
typical values are at Value are	#			A or B		4.5		

ALS AND AS CIRCUITS N

PRODUCT PREVIEW

Texas Instruments POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

2-239

DM54ALS14/DM74ALS14 Hex Inverters with Schmitt Trigger Inputs

General Description

This device contains six independent gates, each of which performs the logic INVERT function. Each input has hysteresis what increases the noise immunity and transforms a slowly changing input signal to a fast changing.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and Vcc range
- Advanded oxide-isolated, ion-implanted Schottky TTL
- Functionally and pin-for-pin compatible with Schottky and low power Schottky TTL counterparts
- Improved AC performance over Schottky and low power Schottky counterparts


Absolute Maximum Ratings (Note 1)

Supply Voltage Input Voitage 7V Storage Temperature 7V -65°C to + 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics, table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation

Connection Diagram

Dual-In-Line Package



DM54ALS14 (J)

DM74ALS14 (N)

Function Table

 $Y = \overline{A}$

Input	Output
Α	Υ
L	Н
Н	L

H = high logic level L = low logic level

	MZA	
the second secon	IALS14/D	-
	DM54	

Symbol	Parameter	DM54ALS14			T			
V _{CC}	6	Min	Тур	7		DM74ALS1	14	
	Supply Voltage	4.5		Max	Min	Тур	Max	Unit
V ₇ ,	Positive-Going Input Threshold Voltage (Note 1)	1.4	5	5.5	4.5	5	5.5	+
V	Negative-Going Input Threshold Voltage (Note 1)	0.7		1.2	7. 4 0.8		2	V
Hys	Input Hysteresis (Note 1)	0.5	The same of the sa		L 0.8		1.2	V
15	High Level Output Current		*** ***		0.5	and thought pay have the first the second		-
i di	Low Level Output Current	-		- 0.4				
	Free Air Operation			4	+-		- 0.4	mA
1	mperature	- 55		125	6-+		8	mA
				į	, j	- 1	70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

V	where we are supplied to the s	Condi	tions	Min	Тур		
	Input Clamp Voltage	V _{CC} = Min, I,	= - 18 mA		(Note 2)	Max	Un
V _C ,	High Level Output	V _{CC} = Min			1	- 1.5	V
	Voitage	¹ он = M ах	DM54	V _{CC} - 2	3.4		-
ν.	Low Level Output	V _{IL} = Max	DM74	V _{CC} - 2	3.4		V
	Voitage	V _{CC} = Min I _{OL} = Max	DM54		0.25		V
1.	100.40	V _{IH} = Min	DM74		0.35	0.4	٧
	Input Current at Positive-Going	$V_{CC} = 5V, V_1 = V$	V _{T +}			0.5	V
1-	Threshold				0.03		mA
	Input Current at Negative-Going	$V_{CC} = 5V$, $V_1 = V$	/+				
	Threshold		1 -		0.034		mA
	Input Current at Max	V _{CC} = Max, V _I =	71/				
н	Input Voltage		, v			0.1	
	High Level Input Current	$V_{CC} = Max, V_1 =$	$V_{CC} = Max, V_1 = 2.7V$				mA
n [Low Level Input					20	μΑ
	Current	$V_{CC} = Max, V_1 = 0$	0.4∨			-0.4	
	Output Drive Current	V _{CC} = Max, V _O =	2.25V	20		0.4	mA
СН	Supply Current with			- 30		-112	mÀ
	Outputs High	V _{CC} = Max					
0.	Supply Current with Outputs Low	V _{CC} = Max				12	mA
• †: • CC = :		Top the state of t		Í	1	12	mA

Note 2. A True cars are at VCC =5v, TA = 25°C.

Switching Characteristics over recommended operating free air temperature range

ymbol	Parameter	Conditions		DM54ALS1	4	T	Dagge	d e	
_		2 3 2 3	Min	Тур			DM74ALS1	4	347
t _{PLH}	Propagation Delay Time,	V _{CC} = 4.5V to 5.5V,	1	(Note 3)	Max	Min	(Note 3)	Max	Units
PHL	Propagation Delay Time	$H_L = 2k\Omega$, $C_L = 50.5E$		8			8		,ns
	High to Low Level Output typicals are at VCC = 5V, TA = 25			8			8		ns

5,-	80			ions. DM64AL8				
Va		<u>i - </u>	Min		18	177	DUTANT	
V _T		1	7 7:45	gyi	Max	Min		7 (7)
	Continue Galactic		1.4	5	5.5	4.5	Тур	Max
V.	Threshold Voltage (Note 1)			2	1.4	3.785!	5.5
V.	Negative-Going Inpu Threshold Voltage (N	lote 11	0.7	+	1.2			2
Hys	input Hysteresis (No	te 1)	+			0.8		1.2
	High Lavel Output Co	Frant	0.5			0.5		
	Low Level Output Cu	rent	<u> </u>		-0.4	0.5		
	Free Air Operating	TOTAL			4			-0.4
	OMDeratura		- 5 5		125			8
Elect	rical Characterist		· · · · · · · · · · · · · · · · · · ·			0	T	70
Symbol	rical Characterist		Condit	ions	ng free air ter	mperature (u	nless otherw	vise noted)
V	Input Clamp Voltage	Vo	= Min I		Min	(Note		ax
Vor	High Level Output	Vo	= Min, 1, =	= -18 mA			-	
	Voltage	Юн	= Max	DM54	V _{CC} -2	3.4	-1.	5
Vo.	Low Level Output	V; =	V _{T-Min}	DM74 -	V _{CC} -2			
	Voltage	Vcc	= Min	DM54		3.4	- 1	
		OL=	= Max	DM74	-	0.25	0.4	
14	Input Current at	V =	V _{T+Max}			0.35	0.5	
	Positive-Going Threshold	V.CC	= 5V, V _i = V	′T+		0.03	-	
J+	input Current at	V	5 14					1
	Negative-Going	*CC =	5V, V _I = V	T-		0.004		
<u> </u>	Threshold			,		0.034		,
1 1	Input Current at Max Input Voltage	V _{CC} =	Max, V _i =	7V				
11.	High Level Input						0.1	-
	Current	V _{CC} =	$Max, V_i = 2$	2.7V		-		
	Low Level Input						20	
	Current	Vcc =	$Max, V_1 = 0$	4V				_ "
C.	Output Drive Current	V _{CC} = I	Max, V _O = 2	2.25V	0.6		-0.1	m
Gr.	Supply Current with				- 30		-112	
	Outputs High	V _{CC} = N	lax					mA
k. T	Supply Current with	V		<u>ii</u>			4	. mA
1	Outputs Low	V _{CC} = M	ax				i	1

Switching Characteristics over recommended operating free air temperature range

Sym	loc	Parameter	Conditions		DMS4ALS1	3			 į
lp _U	-	Proposition		Min	Typ (Note 2)	Max	Min	DM74ALS1	
.,,,	'	Propagation Dalay Time, Low to High Level Output	V _{CC} = 4.5V to 5.5V,		8		profession and the second	(Note 2)	
		gation Delay Time, migh to Low Level Output	C = 50 nF	<u> </u>	13				'ns
Note	: Vr	C = 5V typicals are at VCC = 5V, TA = 25			.5			13	ns

137

GEETA ELLCTRONIC

2nd Floor, Chandra Bullding AVENUE ROAD. BANGALORE-560002

HM6264LP-10, HM6264LP-12 HM6264LP-15

8192-word x 8-bit High Speed Static CMOS RAM

FEATURES

East access Time

100ns/120ns/150ns (max.)

Low Power Standby


Standby: 0.01nilV(typ.)

Low Power Operation

Operating: 200mW (typ.)

- Capability of Battery Back-up Operation
- Single +5V Supply
- Completely Static Memory.... No clock or Timing Strube Required
- Equal Access and Cycle Time
- Common Data Input and Output, Three State Output
- Directly TTL Compatible: All Input and Output
- Standard 28pin Package Configuration
- Pin Out Compatible with 64K EPROM HN482764

BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Rating	Unit
Terminal Voltage *	l T	-0.5 ** : × +7.0	Chit
Power Dissipation	PT	1 3 77.0	V
Operating Temperature	Topr	1.0	W
Storage Temperature		0 10 +70	•C
Storage Temperature (Under Bias)	Tstg	-55 to +125	C.
a nure	Thias	-10 to +85	°C

With respect to GND. Pulsa width Sons: -3.0V

* TRUTH TABLE

77.00	7-2-				4.		
WE	CS,	CS,	OĒ	Mode	1/0 Pin		
X	H	X	X	Not Selected		VCC Current	
X	×	I.	Y	(Power Down)	High Z	/SB, /SB1	27.0
il		10			High Z	/SB, /SB2	GH II
****	<u> </u>	"	H.	Output Disabled	High Z	Icc. Icci	Parties 1
	L	H	L.	Read	Dout		A SECTION AND DESCRIPTION OF THE PERSON OF T
1.	L	H	11.			Icc, Icci	
	L	11	1.	Write	Din	Icc, Icci	Write Cycle (1)
: (or L			L	Din	Icc. Icci	Write Cycle (2)



4 '		1 100		
		1994		
NC NC [1777		
A	, y	-50 gr	11.10	
A12 A. 2	.	1.72	A Visit	W
				د دور دخم د نشر م
13 4.	12864 6 3			Œ.
4		100	Earl C	100
A: 1.1			55 A 1	1
				7
18 4.3	"是是有	4 C H	34 436	Air
A	412			37. 4
14 4,6	. 51.4		NI W.	fire
Λ		4		
43 1	137	A. 10 E.	2:1017	DE.
•	3,00		100	i ka
A_2 A_1 B	4.1		21 4.2	4
		4.4		
4, 4, 4			* C'S	E.
Ao A. IL		14.0		***
70 7.116			muo.	4
1/0, 1/0.11		W. W. 14 V.	(4) (4)	7
1/0 1/0 53		多文集主		ç
1/0, UO, 12	11.	X	MI RA	4
[1,0/1 وه/ -	34	F-1-1	The state of	E
10,113	3	THE STATE OF	Silo.	5
CNDIA		12.00	- 10 m	1
GND[14	3	- 384	is ijų.	4
		"我的现在分词"	2.200	и

TYPES SN54ALS573, SN54ALS580, SN54AS573, SN54AS580 SN74ALS573, SN74ALS580, SN74AS573, SN74AS580 OCTAL D.TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS 3-State Buffer-Type Outputs Drive Bus-Lines Directly

Bus-Structured Pinout

description

Choice of True or Inverting Logic

Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs Dependable Texas Instruments Quality and Reliability

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-

mpedance loads. They are particularly suitable for implementing

affer registers, I/O ports, bidirectional bus drivers, and working

The eight latches are transparent D-type latches. While the

enable (C) is high the outputs (Q or $\overline{\mathbf{Q}}$) will respond to the data (D) nputs. When the enable is taken low the outputs will be latched

a puffered output-control input can be used to place the eight

outputs in either a normal logic state (high or low logic levels) or a

nigh-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-

mpedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for

The output control (OC) does not affect the internal operation of

the latches. Old data can be retained or new data can be entered

The SN54ALS573, SN54AS573, SN54ALS580 and

SN54AS580 are characterized for operation over the full military

temperature range of -55 °C to 125 °C. The SN74ALS573,

SN74AS573, SN74ALS580, and SN74AS580 are character-

True Outputs

Inverting Outputs

'ALS573, 'AS573

ALS580, 'AS580

e letain the data that was set up.

interface or pull-up components.

while the outputs are at high impedance.

zed for operation from 0 °C to 70 °C.


D2661, DECEMBER 1982-REVISED DECEMBER 1983

SN54ALS573, SN64AS573 . . . J PACKAGE SN74ALS573, SN74AS573 . . . N PACKAGE

(TOP VIEW)

0C 1	20 VCC
1D 2	19 10
2D 3	18 20
3D 4	17 30
4D 5	16 40
5D 6	15 50
6D 7	14 60
70 8	13 70
70 8 80 9 600 10	


SN54ALS573, SN64AS573 . . . FH PACKAGE SN74ALS573, SN74AS573 . . . FN PACKAGE (TOP VIEW)



SN54ALS580, SN54AS580 . . . J PACKAGE SN74ALS580, SN74AS580 . . . N PACKAGE (TOP VIEW)



SN54ALS580, SN54AS580 . . . FH PACKAGE SN74ALS580, SN74AS580 . , . FN PACKAGE (TOP VIEW)



Copyright © 1982 by Texas Instruments Incorporated

Texas INSTRUMENTS

POST OFFICE BOX 225012 . DALLAS TEXAS 75265

2-397

TYPES SN54ALS573, SN54ALS580, SN54AS573, SN54AS580 SN74ALS573, SN74ALS580, SN74AS573, SN74AS580 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

FUNCTION TABLES

'AL8573, 'AS573 (EACH LATCH)

IA.	IPUT	OUTPUT	
EI	NABI	α .	
ōc	С	D	L C
L	Н	Н	н
L	н	L	L
L	L	X	a _o
н	X	X	z


'ALS580, 'AS580 (EACH LATCH)

IV.	IPUT	OUTPUT	
EI	VAB	Æ	ã
ОC	С	D	u
L	Н	Η	L
L	Н	L	н
Ĺ	L	Х	$\sigma_{\rm O}$
н	X	X	Z

logic symbols


'ALS573, 'AS573 OC (1) c (11) (19) 1Q 10 (2) 20 (3) 10 D (18) 20 30 (4) (17) 30 40 (5) (16) 40 50 (6) (15) 50 (14) 60 **60** (7) (13) 70 7D (8) (12) 80 (9) **8**D-

'ALS580, 'AS580




logic diagram (positive logic)





'ALS580, 'AS580



Pin numbers shown are for J and N packages

TEXAS INSTRUMENTS

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

· 399

ALS AND AS CIRCUITS

TYPES \$154A\$573, \$154A\$580, \$174A\$573, \$174A\$580 OCTAL G-TYPE TRANSPARENT LATCERS WITH 3-STATE OUTPUTS


Meximum rotings	
maximum ratings over operating free-air temperature range (unless otherwise noted)	
poly voltage Voc	
Poly voltage, VCC ut voltage tage applied to a disabled 3	
tage applied to a disabled 3-state output	
Tage applied to a disabled 3-state output	
5.5 V	
5N/4AS573, SN74AS580 - 55 °C to 125 °C	
SN74AS573, SN74AS580 — 55 °C to 125 °C to 125 °C to 70 °C to 70 °C	
- 65 °C to 150 00	
ended operating conditions	

				,	SN54AS573 SN54AS580				SN74AS573 SN74AS580		
-	Supply ve	oltage		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
	High-leve	input voltage		4.5	5	5.5	4.5	5	5.5		
		input voitage		2			2				
		output current				0.8			8.0		
		output current				-12			- 15	mA.	
			'AS573			32		~	48	rnA	
	. clae gg;	tion enable C high		5.5			4.5			1024	
	Setup time	e, data before enable Cf		3			2			ns	
	Hold time.	data after enable C1		2			2				
	Operating	free-air temperature		3			3			ns	
.,				- 55		125	0		70	ns °C	

real characteristics over recommended operating free-air temperature range (unless otherwise noted)

ARAMETER	TEST CONDITIONS			SN54AS573 SN54AS580			SN74AS573 SN74AS580		
	VCC = 4.5 V,	Ij = -18 mA	MIN	TYPT	MAX	MIN		MAX	UNI
	VCC = 4.5 V to 5.	5 V, !OH = -2 mA			- 1.2			-12	V
	VCC = 4.5 V,	IOH = -12 mA	Vcc-			Vcc -	2		
	VCC = 4.5 V,	OH = -15 mA	2.4	3.2,					V
	VCC = 4.5 V,	OL = 32 mA				2.4	3.3		
	VCC = 4.5 V.	OL = 48 mA		0.28	0:5				
	VCC = 5.5 V.	V _O ≈ 2.7 V	 		5		0.33	0.5	٧
	100 = 5.5 V.	V _O = 0.4 V			50		-	50	μА
	VCC - 5.5 V.	V ₁ = 7 V			- 50			- 50	μA
	VCC = 5.5 V,	V _I = 2.7 V			0.1			0.1	mA
	VCC = 5.5 V.	V _I = 0.4 V	 		20			20	μА
	VCC = 5.5 V.	V _O = 2.25 V			-0.5			-0.5	mA
		Outputs high	- 30		- 112	~ 30		- 112	mA
AS573	il i	Outputs low	 	56	93		56	93	
	·/o	Outputs disabled	 	55	90		55	90	
	√CC = 5.5 V	Outputs high	ļ	65	106		65	106	
A\$580		Outputs low	<u> </u>	62	100		62	100	mA
		Outputs disabled		65	106		65	106	
	¢ = 5 V, TA = 25°C.	1 Data disabled		71	115		71 .	115	

en chasen to produce a current that closely approximates one half of the true short-circuit output current. IOS





PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 4.5 C _L = 50 pF R1 = 500 <u>C</u> R2 = 500 <u>C</u> T _A = MIN to	?, ?,	*	UNIT
				L8573	8N74A	LS573	1
[†] PLH			MIN	MAX	MIN	MAX	1
[†] PHL	D	۵	2	15	2	14	
[†] PLH		:	2	15	2	14	ns
[†] PHL	С		8	27	8	20	
[†] PZH			8	20	8	19	ns
	ÖČ	. 0	4	21	4	18	
^t PZL			4	21	4	18	ns
^t PHZ	oc	Q	2	10	2	8	
^t PLZ			3	15	3	13	ns.

1 4 3

'ALS580 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		VCC = 4.6 C _L = 50 pF, R1 = 500 Ω R2 = 500 Ω T _A = MIN to	}.),		UNIT
İ			SN54ALS580		SN74ALS580		1
20			MIN	MAX	MIN	MAX	1
¹PLH	D	ā	3	21	3	18	
^t PHL		_	3	15	3	14	ns
^t PLH	С	=	8	29	8		
t _{PHL}	C	ā	8	22		22	ns
^t PZH	***		- 		8	21	
tPZL	ÖC	ā		21	4	18	ns
t _{PHZ}			4	21	4	18] ''3
	ōc	ā	2	10	2	8	
[†] PLZ			3	15	3	13	ns

NOTE 1: For load circuit and voltage waveforms, see page 1-1;

ALS AND AS CIRCUITS

TEXAS
INSTRUMENTS
POST OFFICE 60x 225012 • DALLAS TEXAS 75265
142

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voitage, VCC	
input voltage	**** *** *** *** *** *** *** *** *** *
Voltage applied to a disabled 3-s	tate output
Operating free-air temperature r	7 V ange: SN54ALS573, SN54ALS580
	SN74ALS573 SN74ALS580
Storage temperature range	SN74ALS573, SN74ALS580

recommended operating conditions

				N54ALS573 N54ALS580		SN74ALS573 SN74ALS580			UNIT
VCC	Supply voltage		MIN	NOM	MAX	MIN	NOM	MAX	
VIH	High-level input voltage		4.5	5	5.5	4.5	5	5.5	v
VIL	Low-level input voltage		2			2			V
Юн	High-level output current				0.8			.0.8	V
IOL	Low-level output current				- 1			- 2.6	mA
		'ALS573			12			24	mA
^T w	Pulse duration, enable C high		10			10			
tsu	Setup time, data before enable C4	'ALS580	15			15			ns
	the contract of the contract o		10			10			
tř:	Hold time, data after enable C4	'ALS573	7			7			ns
TA		'ALS580	10			10			ns
<u>· A</u>	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-ai

PARAMETER		TEST CONDITIONS			SN54ALS573 SN54ALS580			N74ALS N74ALS		UNIT
/IK		VCC = 4.5 V.		MIN	TYP	MAX	MIN	TYPT	MAX	1
		VCC = 4.5 V to 5.1	lj = -18 mA			- 1.5			- 1.5	V
ОН				Vcc -	2 .		Vcc -	2		
01,		V _{CC} = 4.5 V,	IOH = -1 mA	2.4	3.3					1 v
		V _{CC} = 4.5 V, V _{CC} = 4.5 V,	IOH = -2.6 mA				2.4	3.2		1
OL		$V_{CC} = 4.5 \text{ V}$	OL = 12 mA		0.25	0.4		0.25	0.4	
ZH		V _{CC} = 4.5 V,	IOL = 24 mA					0.35	0.5	V
ZL		V _{CC} = 5.5 V,	$V_0 = 2.7 V$			20			20	μА
			$V_0 = 0.4 V_i$			- 20			- 20	μА
1		V _{CC} = 5.5 V,	V ₁ = 7 V			0.1			0.1	mA
		V _{CC} = 5.5 V,	$V_1 = 2.7 \text{ V}$			20		·	20	"A
1		V _{CC} = 5.5 V,	$V_{ } = 0.4 \text{ V}$			-0.1			-0.1	mA
	T	$V_{CC} = 5.5 \text{ V}$	$V_0 = 2.25 \text{ V}$	-15		- 70	- 15	· · · · · · · · · · · · · · · · · · ·	- 70	mA
	ALS573		Outputs high		10	17		10	17	
	AL35/3		Outputs low		15	24		15	24	
¢	<u> </u>	VCC = 5.5 V	Outputs disabled		16	27		16	27	
	ALCERC		Outputs high		10	17		10	17	mA
	ALS580	1	Outputs low	T	15	24		15	24	
	<u> </u>	<u> </u>	Outputs disabled	†	16	27		16	27	

ues are at VCC = 5 V, TA = 25 °C.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los

TEXAS INSTRUMENTS POST OFFICE BOX 225012 . DALLAS, TEXAS 75265 ALS AND AS CIRCUITS IN

2-399

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.6 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MiN to MAX				UNIT
				SN54AS573		8573	1
^t PLH			MIN	MAX	MIN	MAX	1
tPHL	D -	a	3	. 9	3	6	
^t PLH			3	7	3	в	ns
^t PHL	С	a	6	14	6	11.5	
^t PZH			4	9	4	7.5	, ns
tpZL	ο̄c	Q	2	8	2	6.5	
tPHZ			4	11	4	9.5	ns
¹PLZ	ंट	a	2	8	2	6.5	
			2	8		0.5	ns

'AS580 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		VCC = 4 CL = 50 R1 = 500 R2 = 500 TA = Mil	ο α, ο α,	5 V.	UNIT
			SN54	AS580	SN744	\\$580	1
¹ PLH			MIN	MAX	MIN	MAX	1
^t PHL	D	ā	3	10	3	7.5	
tPLH .	· · · · · · · · · · · · · · · · · · ·		3	7.5	3	7	ns
LPHL	С	ō	5	12	5	9	
^t PZH			4	8.5	4	8	ns
tPZL	, oc	ā	2	7.5	2	6.5	
¹PHZ			. 4	10.5	4	9.5	ns
tPLZ	ōc	ā	2	7.5	2	6.5	
17C 1. C-1		L	2	8	2	7	ns

N ALS AND AS CIRCUITS

Texas Instruments

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

recommended operating conditions

		18	154ALS	05A	SN	74ALSC	5A	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
√cc.	Supply veltage	4.5	5	5.5	4.5	5	5.5	
V _{IH}	High-level input voltage	2			2		0.5	- V
ViL	Low-level input voltage			0.8				
∨он	High-level output voltage			5.5			0.8	V
OL	Low-level output current			3.5			5.5	<u>V</u>
TA	Operating free-air temperature			4			8	mA
				125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	SN54AL	505A	SN			
			MIN TYP	MAX	MIN	TYPT	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	ij = -18 mA		- 1.5			-1.5	V
Юн	Vcc = 4.5 V,	V _{OH} = 5.5 V		0.1			0.1	mA
VOL	V _{CC} = 4.5 V,	OL = 4 mA	0.25			0.25	0.4	1112
· OL	V _{CC} = 4.5 V.	IOL = 8 mA				0.35	0.5	v
ių ·	VCC = 5.5 V,	V ₁ = 7 V		0.1		0.35	0.5	
ін і	V _{CC} = 5.5 V,	V _I = 2.7 V		20			20	mA.
il l	V _{CC} = 5.5 V,	V _I = 0.4 V		-0.1			-0.1	μA
ICCH	. VCC = 5.5 V,	V ₁ = 0 V	0.65			0.65		mA
ICCL	VCC = 5.5 V,	V _I = 4.5 V	2.9			2.9	4.2	mA
typical values are at	Vcc = 5 V TA = 25°C					2.5	4.2	mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ $T_A = \text{MIN to MAX}$				UNIT
-		•	SN54ALSO5A SN		SN54ALSO5A SN74ALSO5A		1
			MIN	MAX	MIN	MAX	
^t PLH	A or B	Y	23	59	23	54	ns
¹ PHL	A or B	· Y	4	19	4	14	ns

TEXAS INSTRUMENTS

POST OFFICE BOX 225012 . DALLAS TEXAS 75265

THE PROPERTY OF THE PARTY OF TH

	SI	V54AS	37	S	N74AS1	137	
C	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Suppry vortage	4.5-	5	5.5	4.5	5	5.5	V
High-level input voltage	2			2		J. J	<u> </u>
Low-level input voltage							V
						0.8	V
						2	mA
						20	mA
							ns
Hold time at A, B, and C after GL1		-					ns
Operating free-air temperature			125				°C
	Low-level input voltage High-level output current Low-level output current Pulse duration, GL low Setup times at A. B. and C before GL1	Supply voltage 4.5- High-level input voltage 2 Low-level input voltage 3 Migh-level output current 4 Low-level output current 5 Pulse duration, GL low 5 Setup times at A, B, and C before GL1 Hold time at A, B, and C after GL1	Supply voltage 4.5 5 High-level input voltage 2 Low-level input voltage High-level output current Low-level output current Pulse duration, GL low Setup times at A, B, and C before GL!	Supply voltage	MIN NOM MAX MIN Supply voltage	Supply voltage 4.5 5 5.5 4.5 5 High-level input voltage Low-level input voltage 4.5 5 5.5 4.5 5 Low-level output current Low-level output current Low-level output current Pulse duration, GL low Setup times at A, B, and C after GL1 Operating free ar temperature	MIN NOM MAX MIN NOM MAX MIN NOM MAX

- 3.46 c.

4.5

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONDI	TIONS	\$	N54AS	137	SI	174AS1	37	T
				MIN	TYP	MAX	MIN	TYP!	MAX	UNF
VIK		$V_{CC} = 4.5 V$! _j = 18 mA			-1.2	1		- 1.2	V
∨он		V _{CC} = 4.5 V to 5.	5 V, IOH = - 2 mA	Vcc	2		V _{CC}	2	1.2	T V
VOL		V _{CC} = 4.5 V,	IOL = 20 mA		0.35	0.5		0.35	0.5	V
	Enable			 -			 		0.5	
1	A, B, C	$V_{CC} = 5.5 V_r$	V ₁ = 7 V		·					mA
	Enable				-		 			ļ
tirs.	A, B, C	V _{CC} = 5.5 V,	V_{\parallel} = 2.7 V		*********		 			μА
1.	Enable				0.05		 	0.05		
11:	A, B, C	V _{CC} ~ 5.5 V,	V ₁ = 0.4 V		0.05		 	- 0.05		mA
io:		V _{CC} =: 5.5 ∨,	VO = 2.25 V	- 30		- 112	- 30	- 0.05	110	
icc		V _{CC} = 5.5 V		+	16	- 112	- 30	16	- 112	mA mA

All typical values are at $V_{CC} = 5 \text{ V. } T_A = 25 ^{\circ}\text{C.}$

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los-

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 50	•	UNIT
			SN54AS137	SN54AS137 SN74AS137	
			MIN TYPT MAX	MIN TYPT MAX	1`
- tPLH	. A, B, C	v	6.6	6.6	1
^t PHL	. 7, 8, 0	•	7.1	7.1	ns
tPLH	Ğ2		5.4	5.4	
^t PHL	G2	Y	5.3	5.3	ns
^t PLH	G1	V	6.2	6.2	1
^T PHL	91	Y	5.6	5.6	ns
tPLH.	GL	· · ·	5.4	5.4	
\$PHL	GL	Υ	5.3	5.3	ns

All typical values are at V_{CC} 5 V, $T_A = 25$ °C.

NOTE 1. For load circuit and voltage waveforms, see page 1-12.

PRODUCT PREVIEW

Texas Instruments

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

146

ALS AND AS CIRCUITS

and chyddina

		S	N54AS	137	S	N74AS1	137	
VCC	Cuphersale	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
/IH	High-level input voltage	2						
/ <u>}</u> }	Low-level input voltage							
ОН	High-level output current			0.8			0.8	٧
QL	Low level output current	·		- 2			- 2	mΑ
	Pulse duration, GL low		-	20			20	mA
\$u	Setup times at A, B, and C before GL1					-		ns
h	Hold time at A. B. and C after GL!							ns
4	Operating free-pir temperature							ns
	The second secon	55		125	O		70 T	00

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST CONDI	TIONS		N54AS	137	S	N74AS1	37	T
				MIN	TYP	MAX	1	TYP	MAX	UNI
Vik			· ij = -18 mA			-1.2	-		- 1.2	V
√OH		$V_{CC} = 4.5 \text{ V to 5}.$	5 V, IOH = -2 mA	Vac	2		VCC	2		V
VUL		V _{CC} = 4.5 V,	10L 20 mA		0.35	0.5	1.00	0.35	0.5	-
i.	Enable			 -			 		0.5	V
	A, B, C	V _{CC} = 5.5 V,	∨ ₁ . 7 ∨				 			mA
	Enable						<u> </u>			
¹iн 	A, B, C	V _{CC} ≈ 5.5 V,	$V_1 \sim 2.7 \text{ V}$				ļ			μА
	Enable		The state of the s							
ili.	A, B, C	V _{CC} ≈ 5.5 V.	V _I = 0.4 V		2.05			-0.05		mA
101		N			0.05			- 0 05		nia
		V _{CC} = 5.5 V,	V _O = 2.25 ∨	30		- 112	- 30		112	mA
icc_		V _{CC} = 5.5 V			16			16		mA

 † All typical values are at $V_{CC} = 5$ V, $T_{A} = 25$ °C

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Cլ = 5 Rլ = 5		UNIT
			MIN TYPT MAX		· ·
[†] PLH	. A, B, C		6.6	6.6	
^t PHL	. A, B, C	Y	7.1	7.1	ns
^t PLH	G2		5.4	5.4	
^t PHL	G2	Y	5.3		ns
^t PLH				5.3	ļ
[†] PHL	G1	Y	6.2	6.2	лs
tPLH.	_		5.6 5.6		
	GL	Y	5.4	5.4	ns
tPHL			5.3	5.3	'''3

 3 A 3 typical values are at VCC 5 V, $T_{A} = 25 ^{\circ}\text{C}$

NOTE 1: For load circuit and voltage waveforms, see page 1-12

PRODUCT PREVIEW

2 112 development Taxas Instruments reserves the right to change or decontinue this product without notice.

Texas Instruments

POST OFFICE BOX 225012 . DALLAS TEXAS /5265

2

ALS AND AS CIRCUITS

Type softput conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los-

BIBLIOGRAPHY

BIBLIOGRAPHY

- 1. Dr. P.N.DAS, "An Introduction to automatic telephony", Modern book Agency Private Ltd., 1991.
- DAVID BELL, "Electronic Devices and Circuits",
 Prentice Hall International Editions, 1990.
- 3. Telecommunications Magazine, March, 1976.
- 4. WILLIAM SINNEMA, "Digital, Analog and Data Communication", Restron publishing company, Prentice-Hall Company, Restron, Virginia.
- 5. Electronics for you, Journal, April, 1990.
- 6. Electro Electronics India, Journal, October, 1990.
- 7. PRI 51 Manual.