Solid State Stabilizer

Project Report

Submitted by:

P-1298

- S. Arun
- €. Balaji
- K. Sathish Kumar
- B. V. Siva Kumar

Under the Guidance of

Mr. K. Palaniswami

M.E., MIEEE., MISTE., MIE., MCSI., FIETE., Professor and Head, Department of E.C.E.

Submitted in Partial fulfilment of the Requirements for the award of Degree of Bachelor of Engineering in Electronics and Communication Engineering of Bharathiar University



Department of Electronics and Communication Engineering

Kumaraguru College of Technology

Coimbatore - 641 006APRIL 1994

Department of Electronics and Communication Engineering Kumaraguru Collage of Technology

Coimbatore - 641 006

CERTIFICATE

This is to certify that the project report entitled SOLID STATE STABILIZER

ligat	What			<u>-></u>	\$ X
Guide	Head	of	Depa	rtme	ent
Certified that the candidate was ex	xamined	bу	us	in	the
project work viva-voce Examination hel	ld on				
and the University Register No. was					•

Internal Examiner

External Examiner

DEDICATED TO OUR BELOVED PARENTS

ACKNOWLEDGEMENT

ACKNOWLEDGEMENT

We express our thanks to our beloved principal Dr.S.SUBRAMANIAN B.E., M.Sc (Engg)., P.hd., SMIEEE for the facilities provided.

We would like to express our sincere gratitude and indebtedness to Prof. K. PALANISWAMI M.E., MISTE., MIE., MIE., MCSI., FIETE Professor and Head of Electronics and Communication Engineering Department for his thought provoking inspiration and guidance without whom this project would not have been possible.

We would also like to extend our sincere thanks to L.G. BALAKRISHNAN AND BROS -INSTRUMENTATION DIVISION, Coimbatore for providing excellent lab facilities.

We also extend our grateful thanks to Mr.C.ANANDAN B.E. and Mr. C.RAVICHANDRAN B.E of L.G. BALAKRISHNAN & BROS - INSTRUMENTATION DIVISION. for their perspicacious guidance and motivation during the course of the project.

We also express our sincere thanks to ECE staff members, lab assistants and friends for their invaluable help in completion of this project.

SYNOPSIS

SYNOPSIS

THE SOLID STATE STABILIZER is a novel advanced version of the servo stabilizer. The servo stabilizer uses a servo motor to select the required winding. But this new circuit incorporates only digital electronic components.

The electro mechanical moving parts are avoided in this circuit as they are the source of problems associated with any stabilizer.

This stabilizer involves only an ordinary transformer, with several windings or taps. The triacs are used for switching appropriate taps and the number of triacs can be varied. The circuit acts very fast thus taking care of even sudden overshoots or undershoots of the main voltage.

The selection of taps is done using digital components which have high rise time and speed. The clock frequency being $50~\mathrm{HZ}$.

CONTENT

CHAPTER		TITLE	PAGE NO
1.		INTRODUCTION	1
2.		STABILIZERS - HEIRARCHY	2
3.		SPECIFICATIONS	8
4.		PRINCIPLE	9
5.		OPERATION	12
	5.1.	LOW VOLTAGE SECTION	12
	5.1.1.	SWITCHING CIRCUITS	12
	5.1.2.	DISPLAY SECTION	18
	5.2.	HIGH VOLTAGE SECTION	20
	5.2.1.	THE TRIAC	22
	5.2.2.	AUTOTRANSFORMER	28
6.		SPECIAL FEATURES	31
7.		CONCLUSION	32
		BIBLIOGRAPHY	
		APPENDIX	

INTRODUCTION

CHAPTER 1

INTRODUCTION

The provisions of Indian Electricity Act require that power supply voltages should not drop or rise by more than four per cent, we find fluctuations taking the 230 V mains supply voltages to as low as 150 V or as high as 300 V occasionally.

With enormous increase in loads connected to distribution transformer, the electricity suppliers now find it exceedingly difficult to maintain the voltages within the stipulated values. This has necessalitated the use of automatic voltage stabilizers for almost every instrument. Right from domestic appliances to complex electronic equipments, all need stabilizers before connecting power to them.

STABILIZERS-HEIRARCHY

CHAPTER 2

STABILIZERS - HEIRARCHY

In this chapter the different types of voltage stabilizers are described in detail.

Types of Voltage stabilizers

Ferro resonant stabilizer

In the early 70's the only commonly employed voltage stabilizer was the ferro resonant type. This used two transformers, one with a saturating core.

The principle of ferroresonance in a saturating core was used to keep the output voltage constant even though the input had variations over and below the rated nominal voltage.

Disadvantages

The disadvantage in such a stabilizer is distorted output similar to square wave due to saturation effects and some equipments face problems due to the distortion. But this stabilizer with all static parts is very reliable and has a long life.

Relay type automatic stabilizers

Relay type automatic stabilizer cater for small variations in input voltage. They employ one or two relays




Figure-1 Principle of relay operated voltage stabilizer

to switch voltage into the line so as to add to the input voltage when the input voltage falls below 220V. input rises above the nominal value it bucks or subtract this voltage. The winding of transformer is thus connected either boost or buck the input voltage usually, if a 10 per cent variation is permitted below and above the nominal 220V a winding of the transformer with 22V (10 per cent) connected either way to provide for inputs fluctuating from 200 to 240 V. The two position of the relays up and down in fig.l are able to give a plus or minus 22V variation. But the input goes to 260 V, it will give 242 V and not 220 output likewise if the input goes to 180 V it will give an output of 198 V only.

The relay contact changeover is done by a sensing circuit. This compares a fraction of the (rectified) input voltage with a fixed reference (Zener diode) voltage and depending on the value being above or below the reference it causes the relays to operate up or down positions as shown in fig 1. A number of variations are generally employed in practice.

Disadvantages of relay type voltage stabilizers

1. Power is off momentarily during relay change over affect sensitive equipment like computers, cannot afford this equipments with volatile memory will suffer a serious set back due to this problem.

- 2. The voltage range is very limited.
- 3. Limited accuracy of just 10 per cent.
- 4. Malfunctioning of electromagnetic relay contacts cause early worn out of the equipment.

Servo Stabilizers

These stabilizers employ a toroidal autotransformers and a servo motor driven by a circuit which sense the voltage. The toroidal auto tansformer has a toroidal core. It has a contact arm and houses a carbon brush which makes a sliding contact with the coil, wound over the toroid, just as in a potentiometer.

Enamelled copper wire, which is wound around the toroid uniformly is exposed (uncovered by enamel) at the top side where the contact is made by the carbon brush of the moving assembly. The output voltage is varied automatically on varying the position of this contact. For this purpose a servo motor fitted with gears is coupled to the contact arm.

The sensing circuit senses the voltage difference between the output and nominal voltage. It drives the servo motor, after suitable power amplification in clockwise or anticlockwise directions. As the motor moves the contact on the winding of the auto transformer, it reduces the voltage difference which becomes zero when output voltage reaches the nominal value. As there is no error signal now, servo




Figure - 2 Servo type voltage stabilizer using servo motor and variable autotransformer

motor stops. Further variations in mains causes the motor to move forward or backwards thus correcting the voltage.

The servo stabilizer it quite accurate as its resolution is the voltage across each turn of its toroidal winding. The resolution depends on core size of the toroid. If an autotransformer is wound for 280 V range it may have 1 V per turn and thus 280 turns wound over the toroid.

Disadvantages

A servo stabilizer has the tendency to 'hunt' if the input fluctuates too often. Also, it acts slowly and cannot adjust to sudden shoots or dips of main voltage. Actually, the servo motor takes at least a second to make a movements for say a 20 V input change. But if the voltage fluctuates suddenly from say 180 to 260 V as is common when a heavy power load is switched off on the distribution line, it will take more than one second and during the time the requirement is subjected to this sudden over voltage of 260V.

SPECIFICATIONS

CHAPTER 3

SPECIFICATIONS

* INPUT

: 170 - 265 V

* OUTPUT

: 230 V

* POWER

: 0.5 KVA

* NUMBER OF STEPS

: 7

* INDICATION

: 3 1/2 DIGIT LED DISPLAY (DIGITAL)

* FEATURES

: 1. FREQUENCY

2. VOLTAGE OUPUT

3. VOL TAGE INPUT

4. POWER

* CURRENT LIMITING

* HIGH VOLTAGE CUT OFF

* LOW VOLTAGE CUT OFF

* START UP DELAY

PRINCIPLE

CHAPTER 4

PRINCIPLE

The solid state stabilizer consists of transformer, regulator, comparator, opto-coupler, triacs and digital logic gates.

Essentially, solid state stabilizer consists of an auto transformer with seven tappings. Each of the seven tapping is wound for 15 V. By connecting the phase of the mains supply at the centre of the tapping one can get upto 50 V above or below the input voltage by taking the output from one of the tap points.

Depending on the input voltage selection of the suitable winding is carried out. The selection is done by six triacs only one of which conducts at a time. Trigger pulses are applied at the gate of each triac to initiate its action.

The circuit consists of high and low voltage section. A pulse transformer was used in previous circuits to couple these two sections. But this circuits incorporates opto-couplers which are very efficient in coupling and thereby prevents any high current flowing into the low voltage section.

Trigger pulses which are needed to initiate triac action are got from opto-couplers. When the input voltage




Figure 3 Block diagram representing the principle of operat

goes below the nominal voltage then the upper two triacs are triggered and when the input goes above the nominal voltages then lower four triacs are triggered. The outputs of all triacs are shorted.

A comparator integrated circuit used here provides seven outputs depending upon the input voltage. The comparator compare the input voltage with the regulated reference sources. Depending upon the magnitude of the error voltage a trigger pulse is applied to the corresponding triac.

The pulse circuit produce pulses coinciding with the zero crossing of AC sine wave. If pulse is not produced at zero crossing point, current flows in the circuit which leads to sparking. Thus the pulses cause the triac to start conduction from the zero of the alternating signal.

Thus output voltage is adjusted so as to buck or boost the input. The display section is used to display the input voltage, output voltage, frequency and power.



OPERATION

CHAPTER-5

OPERATION

The SOLID STATE STABILIZER circuit can be divided in to two sections.

- 1. Low voltage section
- High voltage section

5.1. LOW VOLTAGE SECTION

The low voltage section mainly includes the switching circuits and display section.

5.1.1. SWITCHING CIRCUITS

The essential feature of this switching circuit is that it is completely digitised except for the comparators. The traditional systems required analog switching so as to provide a gradual change in the output winding positions. In our stabilizer the output is selected from the suitable tap. So digital switching is more efficient and reliable. Hence we have incorporated this in our project.

The voltage from the mains is reduced using a step-down transformer. This common voltage is fed to six potentiometers (50 kilo ohms) whose output vary in the increasing order. The output of the potentiometers is fed to a pair of quad comparators integerated circuits (LM 339).

The reference voltage to these comparators is tied to




Figure - 4 Block diagram of comparator circuit

is 12 volts got directly from the mains. Each LM339 chip has four comparators. The reference voltage is fed to the non-inverting terminals. The input from the potentiometers is fed to the inverting terminals the comparators. If the inverting voltage is greater than the non-inverting voltage, then the output is tied to the inverting voltage or else the output is zero) The output of comparators are fed to the BCD to decimal convertors the 74LS145). In order to maintain the necessary logic 1 (IC threshold, an additional voltage is added to these voltages. The conversion principle is similar detection method. The output amplitude is maximum of input' signal at a particular instant. Here the inputs given to 4 terminals, A,B,C and D and the outputs are taken from pin numbers 2.4 & 9 which corresponds to decimal values 1,2 and 4.

Using two 74LS145 chips a total of six tappings can be selected which is used to control the voltages in the given range. The outputs from all the BCD to decimal convertors are inverted in IC 74LS04 and are stored in D flip flops.

The clock to the D FFs is maintained such that its contents are varied every 20 m seconds. The 20 m seconds clock is get from LM 311 which is used in zero crossing mode. The alternating 50 Hz signal is given to LM311. The output is a square wave which varies from +V to -V volts.

In order to give this signal as clock to the D FF it is passed through a zener diode which reduce the voltage to 0-5V range.

The special feature of this circuit is the delay on time. main advantage of this delay on time to avoid current spikes when switched ON. When the delayed sudden is used, the stabilizer waits for few swtich ON before giving out the output, when it is switched ON. During the wait period the output zero and after few seconds the suitable tapping is selected depending on the voltage.

The DELAY ON time procedure is carried out by using IC74LS121 multivibrator. IC 74LS121 is used in monostable mode. The OFF time is determined based on RC values. Since this has to be given to the clear terminal of D flip flop it is inverted using IC 74LS00 NAND gate. The outputs from the D flip flop is maintained at 5 V using fixed bias transister amplifiers and fed to the opto-coupler.

Opto-coupler is similar to a transformer coupling but the coupling is optical in nature. Opto-coupler has a light emitting diode at the input side and photo detector at the output side. Depending upon the input, intensity of the light emitted from LED can be varied. This light is made to fall on the photo detector which converts light into electric signals. The important point to be remembered

while using the opto-coupler is that the input and output should be electrically isolated.

Included are seven segement decoders, display drivers, a reference and a clock. The ICL7107 gives an unprecendented combination of high accuracy, verstaility and true economy. It features auto - zero to less than 10 micro volts, zero draft of less than 1 microvolt per centrigrade, bias current of 10 pA max and a roll - over error of less than one count.

The other important features of ICL 7107 are

- Direct display drive No external components Required LED ICL 7107
- On chip clock and reference

į.

- Low noise dissipation - Typically less than 10 MW

The output from ICL 7107 is given to 4 seven segment LED display chips (542). In order to indicate the parameter to be displayed, 3 LEDS are used.

To the right of the seven segment display 2 LEDS are used to indicate the units of the parameters. (Hz, VOLTS). The power supply for the display section is get from a seperate transformer |(10-0-10)V & 5V|.

Other than these displays, 5 LEDS are used to indicate the general ON/OFF condition of the stabilizer, time delay ON, time delay OFF, low voltage cut off, high voltage cut off conditions. Once the stabilizer is switched

ON, the general ON/OFF LED is finished ON and the time de/ay ON LED is also turned ON. After a suitable delay (approximately 5 sec) the time delay ON LED goes OFF and time delay OFF goes ON. The other 2 LED'S goes ON under suitable respective conditions. The other noteworthy feature in the display section is the use of 7 LEDS to indicate tap which is selected. This is very helpful in identification of trouble shooting points and thus easen the servicing of the stabilizer.

5.1.2 DISPLAY SECTION

The parameters that are displayed are input voltage, output voltage, frequency and power.

In order to display input and output voltages, the main voltage is dropped across a very small resistance such that the drop does not exceed 5 V. This drop is taken as input for the display section, where a four in single output switch is used. The other input to the switch is used to display the frequency of the mains.

In order to display the frequency, a frequency to voltage converter is used. Here the frequency to voltage converter is a RC network where the output is taken across the capcitor and is given to the switch.

The switch is a four in single out switch which provides a single output depending on the position of the switch. Thus the switch can be used to select any of the three parameters.

The output of this switch is given as input to ICL7107 3 1/2 digit LED display A/D converters containing all the necessary active devices on a single CMOS IC.




Figure-5 Block diagram of display section


ON, the general ON/OFF LED is finished ON and the time dealy ON LED is also turned ON. After a suitable delay (approximately 5 sec) the time delay ON LED goes OFF and time delay OFF goes ON. The other 2 LED'S goes ON under suitable respective conditions. The other noteworthy feature in the display section is the use of 7 LEDS to indicate tap which is selected. This is very helpful in identification of trouble shooting points and thus easen the servicing of the stabilizer.

5.2 HIGH VOLTAGE SECTION

The voltage from the mains is given to an auto-transformer which is wound to the required current capacity. Output is taken from six tap points each wound for 15 V using which one can get upto 45 V above or below the input voltage.

The selection is done by seven triacs only one of which conducts at a time. Trigger pulses are used to start the triggs which are got from the opto coupler.

When the input goes below the nominal, the upper two triacs are triggered and when the input goes higher than the nominal, the lower four triacs are triggered. The output all the triacs are short circuited and hence output is taken from this point.



5.2.1. THE TRIAC

either polarity but which starts the current flow in either direction by means of a pulse in or out of its single gate. The triac has four major layers NPNP, but several N regions are fitted into its lower P layer as shown in fig. 7.a one of these N region serves as terminal Tl, and the other is the gate. Meanwhile, the upper P layer is made to protrude through part of the top N layer to form terminal T2.

Figure 7.b shows the triac symbol. The curves of anode current versus anode voltage is shown in fig 12.a Either Tl or T2 can be anode. When T2 is positive, the triac response is as shown in fig 8. a current pulse into the gate starts the main current flow from T2 to Tl. When T2 is negative, very little anode current flows until there is a pulse of current out of the gate. With no gate current, the triac resists the applied voltage of either polarity. Only a few volts drop remains across the triac while it is conducting its rated 4 or 6 Amperes in either direction; the rest of the applied ac voltage appears across the load.

The top half of fig.8 demonstrates the possibility of negative or positive gate triggering. When T2 is positive with positive gate voltage, gate current flows from G to T, via the indicated forward biased pn junction.




Figure 7a Triac structure





Figure 76 Triac symbol






Figure-9 SCR anode current Versus anode Voltage




Figure 106 Principle of Triac Conduction

GATE PULSE

Negative gate signals can also trigger the triac, the only difference being the path of gate-current flow and some differences in the required level of gate current due to non-symmetry and effects or principal current.

•

The device can reverse from non-conducting or OFF state to the conducting or ON state by exceeding the breakover voltage or by gate triggering. Once ON, the gate also loses control until the principal current is reduced below the holding-current level. The triac can be triggered ON by 1 or 2 volts at gate or a few tens of milliamperes.

5.2.2. AUTO TRANSFORMER

A transformer having a single continuous winding common to primary and secondary circuits is termed as autotransformer.

Figure 13 shows the schematic diagram of autotransformer, in which the winding AB forms the primary and the supply voltage is applied across it. The portion BC of the winding AB forms the secondary and as such the load is connected across BC. Hence the portion BC of the winding is common to both primary and secondary thus resulting in economy of material.

Autotransformers work on the same principle as an ordinary transformer. They are mainly used for connecting systems that operate at low voltages. They are also used as starters for starting 3 - phase squirrel cage induction motors. They are simple and relatively low cost compared to multi winding transformers.

Looking at the secondary side of the autotransformer, it can be considered equivalent to a potential divider.

The autotransformer voltage and turns ratio is

$$a^{1} = \underbrace{E_{AC} + E_{CB}}_{E_{CB}}$$
$$= \underbrace{N_{AC} + N_{CB}}_{N_{CB}}$$




Figure 13 Autotransformer

 $a^1 = a + 1$

Where 'a' is the voltage and turns ratio of the original two - winding transformer.

Besides furnishing a greater transforming action, a pair of windings connected as an autotransformer can also deliver more volt - amperes (apparent power) than when connected as a two - winding transformer. The reason is that the transformer of apparent power from primary to secondaryisanot only by induction, as in a two - winding transformer, but by conduction as well.

SPECIAL FEATURES

CHAPTER 6

SPECIAL FEATURES

- No motors for servo.
- No bulky variable transformer.
- Simple novel circuit.
- Fast acting unlike motorised servo types.
- Same circuit for any capacity, only triacs to be altered.
- High efficiency.
- Highly economical.
- High and low voltage cut off LED indication.
- LED indication of parameters No meters required.
- No dynamic parts.
- Easy servicing and trouble shooting indication.

CONCLUSION

CHAPTER 7

CONCLUSION

A year's diligence and intriguing work, has made project SOLID STATE STABILIZER successful. At this juncture we cannot but help cite Sir Issac Newton -

Knowledge is like a shell

I am just a child who picks

Up some of these colourful ones,

but when I look back there are

millions others still lying on the

shore of the "Ocean of knowledge"

The SOLID STATE STABILIZER has been tested and proved under actual working conditions. Our fledging efforts have proved successful yet a lot of developments are in the anvil, particularly in the controlling sections. Advanced FETS and power transistors replace triacs and thereby decreasing complexity and cost of the whole unit.

Though stabilizer have been existing for a long time, newer and advanced versions are always welcome to improve the efficiency and regulation. We have strived to achieve the above objectives in earnest.

BIBLIOGRAPHY

BIBLIOGRAPHY

1. GEORGE M CHUTE and ROBERT D CHUTE:

"Electronics in Industry"

Page (146 - 152), McGraw Hill Company, 1985.

2. K. PADMANABHAN and R.S. SANKARAN:

"A novel solid state stabilizer".

Page (99 - 108), July 1988.

3. KEITH BRINDILEY:

"Radio and Electronics Engineer's pocket Book".

Hunemann Professional Publishing, 1989.

4. K.R. BOTKAR:

"Integrated circuit"

Galgotia Publications, 1986.

5. MALVINO and LEACH:

"Digital Principles and Applications"
McGraw Hill Book Company, 1988.

6. GARDON J. DEEBOB and CLIFFORD N. BURROUS:

"I.C. and Semiconductor devices theory and application"

Page (408 - 490), McGraw Hill Book Company, 1986.

7. IRVING M GOTLIB:

"Power supplies switching regulators Inveters & Converters".

Page (247, 274), BPB Publications, 1985.

APPENDIX

-Digit LCD/LED gle-Chip A/D Converter

ERAL DESCRIPTION

Intersil ICL7106 and 7107 are high performance, low 31/2-digit A/D converters containing all the necessary devices on a single CMOS I.C. Included are sevenent decoders, display drivers, a reference, and a The 7106 is designed to interface with a liquid crystal y (LCD) and includes a backplane drive; the 7107 will y drive an instrument-size light emitting diode (LED)

7106 and 7107 bring together an unprecedented ination of high accuracy, versatility, and true economy. tures auto-zero to less than 10 µV, zero drift of less 1μV/°C, input bias current of 10 pA max., and rollover of less than one count. True differential inputs and ance are useful in all systems, but give the designer an mmon' advantage when measuring load cells, strain es and other bridge-type transducers. Finally, the true omy of single power supply operation (7106), enables n performance panel meter to be built with the addition ly 10 passive components and a display.

FEATURES

 Guaranteed Zero Reading for 0 Volts Input on All Scales

- True Polarity at Zero for Precise Null Detection
- 1pA Typical input Current
- True Differential Input and Reference
- Direct Display Drive No External Components Required — LCD ICL7106 - LED ICL7107
- Low Noise Less Than 15μV p-p
- On-Chip Clock and Reference
- Low Power Dissipation Typically Less Than 10mW
- No Additional Active Circuits Required
- New Small Outline Surface Mount Package Available
- Evaluation Kit Available

ORDERING INFORMATION

Part Number	Temperature Range	Package			
ICL7106CPL	0°C to +70°C	40 pin plastic DIP			
ICL7106CJL	0°C to +70°C	40 pin CERDIP			
ICL7106CM44	0°C to +70°C	44 pin Surface Mount			
ICL7107CJL	0°C to - 70°C	40 pin CERDIP			
ICL7107CPL	0°C to - 70°C	40 pin plastic DIP			
ICL7106EV/Kit ICL7107EV/Kit	Evaluation kits contain IC, display, circuit board, passive components and hardware.				




Figure 1: Pin Configurations

BERL'S BOLB AND EXCLUSIVE WARRANTY CREDITATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE WARRANTY SHALL BE EXCLUSIVE AND DIRECT BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTIONY INCLUDING THE IMPLIED WARRANTIES OF 301650-003 CHANTABILITY AND FITNESS FOR A PARTY OF AR DISE

Clock intuit

ICL7106/ICL7107

WINNERSIN.

ABSOLUTE MAXIMUM RATINGS

15V
+ 6V
9\
∀ to ∀
V 10 V

Power Dissipation (Note 2) 1000mW 2 Ceramic Package Plastic Package 800mW
Operating Temperature 0°C to +70°C
Storage Temperature 65°C to +150°C 300°C Lead Temperature (Soldering, 10sec)

. (m) (a) (C) 1166 (A) 117 GND to V NOTE: Stripses above tribs instedunder: Absolute Maximum Ratings" may cause permanent parmage to the device. These are stress ratings only and functional operation of the Jevich stiffness of any other conditions acrove those indicated in the operational sections of the specifications is not implied. Exposure to absolute naxim imparting conditions for extended briticals may affect nevice reliability

TEST to V 1

Note 1 input voltages may exceed the supply voltages provided the input current is limited to influence.

Note 2. Discipoted liating assumes device is mounted with all leads soldered to printed circuit beam

ELECTRICAL CHARACTERISTICS (Note 3)

Characteristics	Test Conditions	Min	Тур	Max	Unit	
Zero incut Reading	V _{IN} = 0.0V FU: Scale = 200.0mV	- 000 0	- 600 0	~ 000.0	Digital Reading	
Rationwiffic Reading	Vt. VREF VHE 100mV	490 <u> </u>	909 1000	1000	Digital Reading	
Hollover Error (Difference in reading for equal positive and legative inputs near Full Scale)	V _{IN} - V _{IN} / 200.0mV		: •—————	. •	Counts .	
Linearity (Max. deviation from best straight line fit)	Fuil scale 200.0mV or full scale 2.000V (Note 6)		: :	. 1	Counts	
Commun Mode Rejection Ratio	V _{OM} 1V, V _{IN} 0V Full Scale 200 0mV		50		μV/V	
No se (Pk Pk value not exceeded 95% of time)	V _{IN} 0V Full Scale - 200.0mV		15		μV	
Leakage Current Input	V.+; 0 (Note 6)		1	10	pA	
Zero Reading Drift	V _{IN} 0 C - T _A - 70°C (Note 6)		0.2	1	μV/°C	
Scale Factor Temperature Coefficient	V _{IN} 199.0mV 0° - T _A < 70°C (Ext. Ref. Oppm/°C) (Note 6)		1	5	ppm/°C	
V Supply Current (Does not include LED current for 7107)	V _{IN} 0		0.8	1.8	mA	
v Supply Current (7107 only)			0.6	18	mA	
Analog Common Voltage (With respect to Pos (Supply)	25k11 between Common & Pos. Supply	24	2.8	3 2	V	
Templicueff of Analog Commer (With respect to Pos. Supply)	; 25k11 between Common & Fos Supply	i	80	1	ppm/*C	

106/ICL7107

RICAL CHARACTERISTICS (Note 3) (Continued)

Characteristics	Test Conditions	Min	Тур	Max	Unit
ONLY (Segment Drive Voltage (Backplane Drive Voltage (5)	V* to V* = 9V	4	5	6	V
ON: Y nent Sinking Current ept Pin 19 & 20)	V * = 5 0V Segment voltage = 3V	5	8.0		mA
9 oniv) (1 20 aniy)	 	10 4	16 7		nιA


priess otherwise neted, specifications apply to both the 7106 and 7107 at TA = 25°C, f_{clock} = 48kHz. 7106 is tested in the circuit of Figure 2, 7107 is issued in the circuit of Figure 3.


a Differential nout? discussion

sank plank drive is in phase with segment drive for 'off' segment, 180° out of phase for 'on' segment. Frequency is 20 times conversion rate. Average Killnon powerfuls less than 50mV.

ict tested quaranteed by design

CIRCUITS





3

e Gate Triacs rectional Thyristors

ly for full-wave ac control applications, such as light dimmers, ing controls and power supplies; or wherever full-wave silicon state devices are needed. Triac type thyristors switch from a cting state for either polarity of applied anode voltage with gate triggering.

iggering (A and B versions) Uniquely Compatible for Direct L. HTL, CMOS and Operational Amplifier Integrated Circuit

Mode — 2N6071, 2N6073, 2N6075

Mode — 2N6071,A,B, 2N6073,A,B, 2N6075,A,B


s to 600 Volts


Glass Passivated Junctions for Greater Parameter Uniformity

Thermopad Construction for Low Thermal Resistance, High Heat d Durability

2N6071,A,B 2N6073,A,B 2N6075,A,B

> TRIACS 4 AMPERES RMS 200 thru 600 VOLTS





IGS	Symbol	Value	Unit
Rating	VDRM		Volts
Off-State Voltage, Note 1 2N6071,A,B 2N6073,A,B	VDRM	200 400 600	
2N6075.A.B	IT(RMS)	4	Amps
nt RMS (T _C = 85°C)	ITSM	30	Amps
rent e, 60 Hz, Ty = -40 to +110°Cl	121	3.7	A ² s
onsiderations	PGM	10	Watts
er	PG(AV)	0.5	Watt
Power	VGM	5	Volts

iply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that e applied exceeds the rated blocking voltage



2N6071,A,B • 2N6073,A,B • 2N6075,A,B

MAXIMUM HATINGS	Symbol	Value	
Rating		112	t ·
*Operating Junction Temperature Range	τ ا	40 to + 110	ļ
to the second se	T _{sta}	40 to + 150	
*Storage Temperature Range	0.8	B	1
Mounting Torque (6:32 Screw): Note 1	•	1	1

^{*}Indicates JEDEC Registered Data

Note 1. Torque rating applies with use of compression washer (B52200F006). Mounting torque in excess of 6 in: ib. does not appreciable to sink thermal resistance. Main terminal 2 and heatsink contact pad are common.

For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed + 200°C, for Consult factory for lead bending options.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	
*Thermal Resistance, Junction to Case	RiJC	3.5	
Thermal Resistance, Junction to Ambient	HIJA	75	L

^{*}Indicatos JEDEC Ropistorod Data

ELECTRICAL CHARACTERISTICS (TC 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	М
*Peak Forward or Reverse Blocking Current (Rated VDRM or VRRM, gate open) TJ - 25 C TJ - 110°C	IDRM, IRRM			1
*On State Voltage (Either Direction) (ITM = 6 A Peak)	V1M		-	<u></u>
*Peak Gate Trigger Voltage (Continuous dc) {Main Terminal Voltage - 12 Vdc, R _L 100 Ohms, T _J 40°C} MT2(+), G(+); MT2(-), G(-) All Types MT2(+), G(-); MT2(-), G(+) 2N6071,A,B, 2N6073,A,B 2N6075,A,B (Main Terminal Voltage - Rated V _{DRM} , R _L 10 k ohms, T _J 110°C) M12(+), G(+); MT2(-), G(-) All Types M12(+), G(-), MT2(-), G(-) 2N6071,A,B, 2N6073,A,B, 2N6075,A,B	VGT	0.2	1.4	2 2
*Holding Current (Either Direction) (Main Terminal Voltage 12 Vdc, Gate Open, TJ 40 C) (Initiating 3 crit - 1 Adc) 2N6071, 2N6073, 2N6075 (TJ 25°C) 2N6071, A,B, 2N6073,A,B, 2N6075,A,B (TJ 25°C) 2N6071, A,B, 2N6073,A,B, 2N6075,A,B	1н	 		
Turn-On Time (Either Direction) (ITM = 14 Adc, IGT = 100 mAdc)	ton		1.5	-
Blocking Voltage Application Rate at Constitution ### VDRM: TJ = 85°C, Gate Open	dv/dt		5	\perp

^{*}Indicates JEDEC Registered Data



MOTOROLA THYRISTOR DEVICE DATA

3-80





Madional Semiconductor

LM139/239/339, LM139A/239A/339A, LM2901, LM3302 Low Power Low Offset Voltage Quad Comparators

General Description

Advantages

• High or to an hamp datastic

The Late of the State of the second of the s was on voltage comparer as with an offset volt-Secrical on as low is 2 mV max for all four were foughed specifically to perste from 3 . gle pover supply over a wide the's Coarition from split power 100 Die vid the low power supply appearagent of the magnitude of itage These comparators also aract in that the input rige war includes ground, an one sted from a single power supply

oude one comparators, simple meet in Juste, squarewave and MS, N. Britinge VCO; MOS clock . In voltage digital logic as designed to directly

The most stop when operated us power supplies, they ... :10S logic - where the 39 is a distinct advan-Her standed to my millions.

- Exmination med for dual supplies
- Mows the sing hear gnd
- Compatible with all forms of logic
- Place train suitable for batter, operation

Features


Strong signal supply voltage range or dual sub-2 VDC to 36 VDC or

EN1334 Holes, EM2901 -1 VOC \$0:18 VOC 2 Vac to 28 Vac EM3302

or =1 VDC to =14 VDC


- Welly are supply current drain (0.8 mA) independent of supply voltage (2 mWildompara to at -5 /oc?
- 25 nA Low input masing current -5 nA Low is a freet current
- egetic often Input 155 mon mode voltage range includes gnd
- Differs that mout voltage range equal to the
- power supply coltage 250 mV at 4 mA Low output
- jaturar in licitage in TTL OTL. Output is stage compatible. ECL. MOS and CMOS logic systems


Reduced Sign of the pure simperature Schematic and Connection Diagrams



Tipical Applications (V* = 5.0 Vec










Order Number LM139J, LM139AJ. L:4239J, LM239AJ, LN1333J. 3.09AJ, LM2901J or (M3302) See NS Package J14A


Driter Number LM339N, LM339AN, L-A2901N or LM3302N See NS Package N14A




Typical Performance Characteristics EMB19












Response Time for Various input Overshives — Negative Transition





Response Time for Various input Overdrives — Pout or Transition




Typical Performance Characteristics LM2901








Response Time for Various Input Directives—Negative



Response T Input Overdoves-Posi




25 are high gain, wide bandwidth ke most comparators, can easily -put lead is inadvertently allowed to the inputs via stray Shows up only during the output Hervals as the comparator chanapply bypassing is not required niem. Standard PC board layout ti cas stray input-output coupling. jut resistors to $< 10 \text{ k}\Omega$ radiuces anal levels and finally, adding even to 10 mV) of positive feedback auses such a rapid transition that to stray feedback are not possible. ... ig the IC and attaching resistors to have input-output oscillations during a smain intervals unless hysteresis is ા ા ાgnal is a pulse waveform, with and fall times, hysteresis is not


and any unused comparators should be

where atwork of the LM139 series establishes a where the which is independent of the magnitude of the cower supply voltage over the range of 2 / Dc to 30 Vpc.

more supply line.


*** Applications (v* = 15 Voc)






The differential input voltage may be larger than V^{*} without ramaging the device. Protection should be provided to prevent the input voltages from going negative more than -0.3 Vpc (at 25°C). An input clamp diode can be used as shown in the applications section.

The output of the EM139 series is the uncommitted collector of a grounded-emitter NPN output transistor. Many collectors can be tied together to provide an output OR'ing function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the V* terminal of the LM139A package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of $V^{\frac{1}{2}})$ and the β of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is immed by the approximately 60Ω r_{set} of the output transistor. The low offset voltage of the output transistor (1 mV) allows the output to clamp essentially to ground level for small load currents.





Mational Semiconductor

Voltage Regulators

73MXX Series 3-Terminal Positive Regulators

eral Description

continued of the second of the

FRMX x or as is available in the gratio TO 202. This processing allows these industrial in the over 5A of adequate heat sinking is provided. Current to sincluded to limit the peak output current to mue. Sale area protection for the output transispose ded to limit internal power desepation, religiously testing the formal power desepation. It is power testing the fixing prior ted, the thermal and though circuit er preventing the IC from overheader.


Considerable after the was expended to indice the Lithletic Coperes of the customs in vivil a company of the content all the properties to the custom and th

For output enfrage other than TV item rd i 5V syll. M117 s-ries provides an human according as a general 12V to 57V.

Features

- Dutput coverent in excess or 15A
- Internal thermal overload protection.
- No external components required
- Output transistor safe area protection.
- Internal short circuit current limit
- Available in plastic TO-202 parkage
- Special circuitry allows start in even if ductout is puried to negative voltage (million agri

matic and Connection Diagrams





ximum Ratings

5V) 35V

patrion (Note 1) Internal Committed v

ure Range 0°C to +70°C

Femperature +125°C


e Range -65°C to +150°C

Soldering, 10 seconds) +270°C


paracteristics TA = 0°C to 70°C, to = 50°C mA for easintherwise noted.

		5₩			. V		i	150		1
wise noted)		107			13∨			23 V		5 M3 T A
CONDITIONS	NO. V	TYP	44.5	MIN	**0	MAX	MIN	TYP	MAX	
* - 25 °C	: /				-:	125	14.4	15	15.6	
PD 4 7 5W, 5 MA 5 10 1 6/6 T A] = 75 15		-	• :					15.75 ≤ 30)	
T ₁ = 25 °C, l _O = 100 mA T ₂ : 25 °C, l _O = 500 mA						540 - 30	<u>e</u>		150 300 - 301	
= 25°C 5mA 5 10 500 14	•				_	246	·		100	•
						18			50	- * / * * * * * * * * * * * * * * * * *
1, = 25 °C	•	4				10	<u>i </u>	_ 4	10	·
Y ₁ = 25 °C. 5 mA ≈ 10 ≈ 500 mA						0.5	! !		0.5 	<u> </u>
TI = 25°C VMIN = VIN = VMAX	,,	> 4 4		14.5	<u> N</u>	1 1 (10)	:18	+ VIN	30)	
T, = 25 °C, f = 10 Hz 100 kHz		٠.			· · · =		<u> </u>			¥
1 = 120 Hz		· d			٠,		İ	69		
7, - 25 °C. l _O = 500 mA	7 ?			1 5			-76			
	T. = 25°C PD & 7 5W, 5 mA > 10 × 600 T A and VMIN & VIN & VMAX T. = 25°C, 10 = 100 mA T. = 25°C, 10 = 500 mA T. = 25°C T, = 25°C T mA & 10 & 500 mA T; = 25°C VMIN & VIN & VMAX T; = 25°C, t = 10 Hz = 100 kHz t = 120 Hz	CONDITIONS The 25°C The 25°C SMA SHOT SCC TA The 25°C Ho = 100 mA The 25°C SmA SHOT SCC TA CONDITIONS VIV TYP T = 25 °C T = 25 °C	CONDITIONS VIV TOP MAK T = 25 °C T = 25 °C, to = 100 mA T = 25 °C, to = 500 mA T = 25 °C T = 2	CONDITIONS V.N. TYP MAK MIN T. = 25 °C T. = 25 °C, T. = 100 mA T. = 25 °C, T. = 25 °C, T. = 25 °C, T. = 25 °C CONDITIONS V.N. TYP MAK MIN TYP	##Se noted) 10V 3V CONDITIONS V.N TYP MAX MIN TYP MAX T = 25 °C 12 5 T = 25 °C 10 = 100 mA T = 25 °C 10 = 500 mA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 500 PA T = 25 °C 5mA > 10 FM > 100 PA T = 120 PA T = 120 PA	##SE noted) CONDITIONS WIN TYP MAX MIN TYP MAX MIN 1:25°C PD = 75VV.5 mA = 10 = 600 = 4 = 4.55 and VMIN S VIN S VMAX T = 25°C. 10 = 100 mA T = 25°C. 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 = 500 mA T = 25°C. 5mA S 10 =	##Se noted) 10V 3V 23V CONDITIONS NOW TYP MAK MIN TYP MAX MIN TYP	CONDITIONS WIN TOP MAX MIN TYP MAX T = 25°C		

stance without a heat sink for look. The control of the control of 200 With the TO:202 Lade age. Thermalizes of a peracure is 1000 With the TO:000 to the control of the co




Typical Applications




Provide a No openior of section he have the paper of the






+ - -stable Output Reg.


Typical Applications (A. Housed)




Current Regulator



5V 500 mA Regulator with Short Circuit Protection



15V, 100 mA Dual Power Supply



Voltage Comparators

LM311 Voltage Comparator

General Description


The LM311 is a voltage comparator that has input currents more than a hundred times lower than devices like the LM306 or LM710C. It is also designed to operate over a wider range of supply voltages: from standard ±15V op amp supplies down to the single 5V supply used for IC logic. Its output is compatible with RTL, DTL and TTL as well as MOS circuits. Further, it can drive lamps or relays, switching voltages up to 40V at currents as high as 50 mA.

Features :


- Operates from single 5V supply
- Maximum input current: 250 nA
- Maximum offset current: 50 nA


- Differential input voltage range: ±30V
- Power consumption: 135 mW at ±15V


Both the input and the output of the LM311 can be isolated from system ground, and the output can drive loads referred to ground, the positive supply or the negative supply. Offset balancing and strobe capability are provided and outputs and be wire OR'ed. Aithough slower than the LM308. and LM710C (200 ns response time vs 40 ns) the device is also much less prone to spurious oscalations. The EAI311 has the same pin configuration as the LM306 and LM710C. See the "application hints" of the LM311 for application help.












Digital Transmission Isolator



36V Total Supply Voltage (V44) 40V Output to Negative Supply Voltage (V74) 30V Ground to Negative Supply Voltage (V14) ±30V Differential Input Voltage ± 15V input Voltage (Note 1) 500 mW Power Dissipation (Note 2) 10 sec Output Short Circuit Duration 0°C to 70°C Operating Temperature Range -65°C to 150°C Storage Temperature Range 300°C Lead Temperature (soldering, 10 sec) $v^{+}-5V$ Voltage at Strobe Pin

Electrical Characteristics (Note 3)

Electrical Characteris	CONDITIONS	MIN	TYP	MAX	UNITS
PARAMETER			2.0	7.5	mV
mout Offset Voltage (Note 4)	$T_A = 25^{\circ}C$, $R_S \leq 50k$		6.0	50	n A
mout Offset Current (Note 4)	T _A = 25°C		100	250	nΑ
Vious Blas Current	TA = 25°C	40	200		V/mV
s wrage Gain	T _A = 25°C	40	200		n s
Renounse Time (Note 5)	T _A = 25°C		0.75	1.5	٧
ation Voltage	$V_{1N} \le -10 \text{ mV}, I_{OUT} = 50 \text{ mA}$	i	0.73	·	
	T _A = 25°C		3.0		mA
Simple ON Current	T _A = 25°C		0.2	50	nA
Curput Leakage Current	$V_{IN} \ge 10 \text{ mV}, V_{OUT} = 35V$ $T_A = 25^{\circ}\text{C}, I_{STROBE} = 3 \text{ mA}$		0.2	10	mV
mout Offset Voltage (Note 4)	R _s ≤ 50k			70	nA
Meut Offset Current (Note 4)			•	300	пA
The Bias Current			13.8,-14.7		V
ज्ञ•• t Voitage Range		-14.5	0.23	0.4	
Substation Voltage	V+≥4,5V, V- * 0	1 5	0.23		
	VIN S-10 MV. ISHK SEMA		5.1	7.5	m/
Supply Current	TA = 25°C		4.1	5.0	. m/
Supply Current	TA = 25°C	1			

1: This rating applies for ±15V supplies. The positive input voltage limit is 30V above the negative supply. The negative "Out voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.

2: The maximum junction temperature of the LM311 is 110°C. For operating at elevated temperatures, devices in the TO-5 The thermal resistance of 150 C/W, junction to ambient, or 45 C/W, junction to case. The thermal resistance of 150 C/W, junction to ambient, or 45 C/W, junction to case.

= 3: These specifications apply for Vs = ±15V and the Ground pin at ground, and 0°C < TA < +70°C unless otherwise of the dust in the package is 100°C/W, junction to amthent Pecifies. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply to 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 - 150 -

4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either a - 15V supplies. ث هـ To prise the load. Thus, these parameters define an error band and take into account the worst-case effects of voltage gain.

5: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.

6: Do not short the strobe pin to ground; it should be current driven at 3 to 5 mA.

TYPES SN5400, SN54H00, SN54L00, SN54LS00, SN54S00, SN7400, SN74H00, SN74LS00, SN74S00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

REVISED DECEMBER 1983

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input NAND gates

The SN5400, SN54H00, SN54L00, and SN54LS00, and SN54S00 are characterized for operation over the full military temperature range of -55° C to 125°C. The SN7400, SN74H00, SN74LS00, and SN74S00 are characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В] v
н	н	Ĺ
Ĺ	x	н
×	L	н


gic diagram (each gate)




sitive logic




SN5400, SN54H00, SN54L00 . . . J PACKAGE SN54LS00, SN54S00 . . . J OR W PACKAGE SN7400, SN74H00 . . . J OR N PACKAGE SN74LS00, SN74S00 . . . D, J OR N PACKAGE (TOP VIEW)



SN5400, SN54H00 . . . W PACKAGE (TOP VIEW)




SN54LS00, SN54S00 ... FK PACKAGE SN74LS00, SN74S00 ... FN PACKAGE (TOP VIEW)





MC No internal connection


schematics (each gate)



CIRCUIT	R1	AZ	R3	R4
.00	4 kΩ	1.8 kD	130 Ω	1kΩ
L00	40 kΩ	30 €	500 ∷	12 kΩ







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

, and the state of
Supply voltage (FGC) (see Note 1) '00, 'H00, 'LS00, 'S00
[E00] Input voltage: 100, H60, L00, 1500] 5.
Input voltage: '00, H60, L00, 'S00
L\$00
Operating free-air temperature range: SN54'
Storage temperature 4#
Storage temperation (1942) - 1945 - 1945 - 1945 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1946 - 1
F. 1. Waltana is a compact to patriorit around terminal

٠.

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas instruments Quality and Reliability

description


These devices contain six independent inverters.

The SN5404, C1354H04, SN54L04, SN54LS04 and SN54S04 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7404, SN74H04, SN74LS04 and SN74S04 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each inverter)

INPUTS A	OUTPUT Y
н	L
L	н


rgic diagram (each inverter)



mitive logic




SN5404, SN54H04, SN54L04... J PACKAGE SN54LS04, SN54S04... J OR W PACKAGE -6N7404, SN74H04... J OR N PACKAGE SN74LS04, SN74S04... D. J OR N PACKAGE (TOP VIEW)



SN5404, SN54H04 . . . W PACKAGE (TOP VIEW)

14 ⊈	$-\mathbf{U}_{14}$] 1Y
2Y 📑	2 13] 6A
2A 📮	3 12] 6Y
Vcc □	4 11] GND
3A 📮	5 10] 5Y
3 Y □	6 3	5A
44 Q	7 8] 4Y
_		

SN54LS04, SN54S04 ... FK PACKAGE SN74LS04, SN74S04 ... FN PACKAGE (TOP VIEW)



NC - No internal connection

recommended operating conditions

commended operating conditions	CNEAL	SN54LS04				UNIT
	WIN NON		MIN	NOM	MAX	
	45		4 75	5	5.26	٧
VCC Supply voltage	,		2			٧
VIH ghilever - put voitage		0.7			0.8	٧
VIL Cow-level input voltage		- 0.4	 		- 0.4	:пА
iOH High-level output current		4			8	mA.
OL Low-level output current		125	0		70	°c
TA Operating free-air temperature	- 55		ــــــــــــــــــــــــــــــــــــــ			
			1 -1.	an ath	anuica	noted)

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

C(IICal ollors				nended operating free all compositions of the same series of the same			SN74LS04			
	TEST	CONDITIONS T	i	TYP\$	MAX	MIN	TYP \$	MAX	UNIT	
PARAMETER					- 1.5			- 1.5	٧	
VIK	VCC - MIN. 11	. 18 mA		3.4		2.7	3 4	•	v	
	JOC - MIN. VIL	MAX, IOH = - 0.4 mA	2.5					0.4		
•0н		-7 V. OL -4 MA		0.25	0.4			0.5	٧	
VOL !	100	* 2 V OL * 8 mA					0.25			
	100				0.1	_		0.1	mA	
11	VCC = MAX, VI =				20			20	μ/	
Ч	VCC = MAX, VI	2.7 😯			- 0.4	+		- 0.4	m,	
116	VCC - MAX. VI	0.4 7			- 100	 		- 100	7	
1 _{OS} §	VCC - MAX		- 20	1.2		+	1 2	2.4	1 -	
1ссн		- 0 V		3.6		+	3 6	5 6.6	 	
CCL	Vaca MAX VI	= 4.5 V								

^{*} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C (see note 2)

switching chara	acteristics, VC	c = 5 V, TA	= 25°C (see note 2)	T			UNIT
PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX 15	ne.
'PLH	A	٧	R _L = 2 kΩ. C _L = 15 pF		10	15	70
'PHL		<u> </u>					


NOTE 2. See General information Section for load circuits and voltage wavefolms

The conditions shown as Min or MAX, use the appropriate value specified under recommended operating conditions.


2. All typical values are at V_{CC} = 5.V, T_A = 25°C.


§ Not more than one output should be shorted at a time, and the duration of the chart-circuit should not exceed one second.


schematics (each gate)



CIRCUIT	RI	R2	R3	R4
'04	4 κΩ	16×Ω	130 Ω	1kΩ
'L04	40 kΩ	29 κΩ	'50 0 Ω	12 kΩ








Resultor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unlass otherwise noted)

Supply voltage, VCC As v. st. 104, 1604, LS04, S04

revange: SN541.... Operating free 3 - 11.

Storage temperatives range orpect to network ground terminal



TYPES SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175 HEXQUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR DECEMBER 1972-REVISED DECEMBER 1983

'174, 'LS174, 'S174 . . . HEX D-TYPE FLIP-FLOPS 175, LS175, S175 ... QUADRUPLE D-TYPE FLIP FLOPS

- 174, LS174, S174 Contain Six Flip-Flops with Single-Rail Outputs
- 175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs
- Three Performance Ranges Offered: See Table Lower Right
- **Buffered Clock and Direct Clear Inputs**
- Individual Data Input to Each Flip-Flop
- Applications include: **Suffer/Storage Registers** Shift Registers Pattern Generators

description

These monolithic, positive-edge-triggered flip-flops uplize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and S175 feature complementary outputs from each flip-

information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

FUNCTION TABLE LEACH FLIP.FLOP

	U	ACH FL	<u> </u>	.07	
_	10	PUTS		OUT	ALL .
1	CALA	CLOCK	0	9	51
۲	1	×	×	L	H
١	Ä	t	H	Н	L
١	н.	١.	L	١.	н
- 1		Ľ	×	00	ā ₀

- nigh level (steady scate)
- tow level (steady state)
- transition from low to high level
- Q_Q = the level of Q before the indicated steady state input conditions were established.
 - 175, 'L\$175, and '\$175 ont.

	TYPICAL	TYPICAL
	MAXIMUM	POWER
LYYPES	CLOCK	DISSIPATION
	FREQUENCY	PER FLIP-FLOP
	35 MHz	38 (1997
174, 175	40 MHz	14 mW
"LS174, "LS175 "S174, "S175	110 MHz	75 m#

SN64174, SN64LS174, SN64S174 . . . J OR W PACKAGE SN74174 ... JORN PACKAGE SN74L8174, SN748174 . . . D. J OR N PACKAGE

(TOP \	VIEW)
तम्	Vie Vcc
10 🗓²	15 🖸 👀
נם פו	14 🖸 60
20 🖫	13 2 50
20 🖳 5	12 🖸 50
30 ⊈6	110 40
30□,	10 40
CNO Da	9]] ເບ


SNS4LS174, SNS48174 . . . FK PACKAGE SH74LS 174, SN74S 174 ... FN PACKAGE (TOP VIEW)

SNE4176. SNE4LE 176, SNE4E 176 . . . J OR W PACKAGE SN74176 ... JORN PACKAGE SN74LS175, SN74S175 ... D. J OR N PACKAGE

(TOP VIEW)

(10	
त्विप्	VCC
10 🗓²	15 40
ıōΩı	14 2 40
10 🖫 4	13 40
20 🔘 🤊	12 30
20 📙 6	11 70
20□'	10 30
GNO Q.	cu

SNS4LS175, SNS4S175 . . . FK PACKAGE SN74LS 175, SN748 175 ... FN PACKAGE (TOP VIEW)




NC - No IN

PRODUCTION SATA counses to the terms of Francisco of the terms of the ter


CN74174 CN7417E CN741 C174 CN741 CN74175, SN54S174, SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175 HEXQUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR


logic diagrams




TYPES SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175, SN74LS175, SN74S174, SN74S175, SN74LS175, SN74S174, SN74S175


rematics of inputs and outputs










SN54LS174, SN54LS175, SN74LS174, SN74LS175






SN54S174, SN54S175, SN74S174, SN74S175







J OR W PACKAGE

SNS4L 121 . . . J PACKAGE SN74121 . . . J OR N PACKAGE (TOP VIEW)

SN54121

∏i4D∨cc ādi 130 NC NC D2 12 NC 시 리3 11 Rext Cext 站口。 Opt Cext B 05 9 Rint a []6 BU NC GND 17

VC - No internal connection

FUNCTION TABLE

ble Output Pulse Width

ompensation for Virtual

e Operation up to 90%

ure Independence

:le

apability

Cext ... 40 ns to 28 Seconds

•	UNC			UTPU	TS
NPI	UTS				ā
	A2	В	 	<u> </u>	#1
	X	н	i	L1	115
	L	Н	1	11	41
,	X	L	1	_ [1	mt)
	н	×	1		12
4		н		7	اير
	н	Н		7	ات
		H	1	\bar{a}	751
L	×	•	1	'n	_کــــــــــــــــــــــــــــــــــــ
×	L				

mation or function fac e symbols, see page.
The of the function racie assume that the indicated steady state conditions at the A and B inputs have been secub long enough. shation of function (sc e symbols, see page alete any pulse started petors the setup.

amultivibrators feature dual negative-transition-triggered inputs and a single positive-transition-triggered input in can be used as an inhibit input. Complementary output pulses are provided.

se triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. mitt-trigger input circuitry (TTL hysteresis) for the B input allows jitter-free triggering from inputs with transition as slow as 1 volt/second, providing the circuit with an excellent noise immunity of typically 1.2 volts. A high munity to VCC noise of typically 1.5 volts is also provided by internal latching circuitry.

nce fired, the outputs are independent of further transitions of the inputs and are a function only of the timing emponents. Input pulses may be of any duration relative to the output pulse. Output pulse length may be varied from components. With no external timing components. With no external timing components Rint connected to VCC, Cext and Rext/Cext open), an output pulse of typically 30 or 35 nanoseconds is achieved which may be lised as a dic triggered reset signal. Output rise and fall times are TTL compatible and independent of

Pulse width stability is achieved through internal compensation and is virtually independent of VCC and temperature. most applications autise crability as I only be limited by the accuracy of external timing components on se length.

Iter free operation is maintained over the full temperature and VCC ranges for more than it is recursed by the operations. ance (10 pF to 10 uF) and more than one decade of timing resistance (2 kΩ to 30 kΩ for the Displical SN54L121 ance the price of the control of the control of these ranges, purse width is between by the relationship tw(out) = extRTin2 = 0.7 CextRT ... circu ... where pulse ... tott is not critical timing ... ming ... more up to 1000 uF and timing esistance as low as 1.4 k\O may be used. Also, the range of jutter-tree output build with its account of the variety of the sample of jutter-tree output building the sample of the sample of jutter-tree output building the sample of the sample of jutter-tree output building the sample of the sample of jutter-tree output building the sample of the sample of jutter-tree output building the sample output building t 5 volts and free air temperature is 25°C. Duty cycles as high as 90% are achieved when using the macommended Righer duty cycles are available if a certain amount of pulse-width jitter is a rewed

PRODUCTION DATA THE SOCIETY OF THE STATE OF THE ect cations per the terms

eressarie



۸

TYPES SN54121, SN54L121, SN74121 MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS


imum ratings over operating free-air temperature range (unless otherwise noted)									
kimum ratings.over operating free	7 \/								
oitage, VCC (see Note 1) 121	7 V								
'L121	5.5 V								
ltage ng free air temperature range: SN5412	3 2N5.H 121 - 55 C to 125 C								
SN7412	0°C to 70°C — 65°C to 150°C								
temperature range									
	gradient materials								

led operating conditions

			SN54121 SN74121			SN54L121			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
		54 Family	4.5	5	5. 5	4.5	5	-5.5	
_ , _ , it age		74 Family	4.75	5	5.25				
			+		- 0.4			- 0.2	mA
neve purput corrent					16			8	mA
wever output current	and a company of the second		+			1			V/s
Sinm It inpu						1			V /µ\$
te or se or half of liput poise Long	Logic puts 41 12	·	+			100			ns
out on we wouth			50			1.4		30	
		54 Family	1 4		30	1.			-√ ×υ
ternal timing capacitance		74 Family	1.4		40				+
			()	1000	9)	1000	
telue , wind cabec , suce					67			67	×
itv vi€	RT = 2 K1:					1		90	
	AT - MAX P.	L CA Samily	- 5	<u> </u>	125	- 5	5	125	·c
parat on free-air termperature		54 Family		0	70				7 <u> </u>
		74 Family		U	,,	' I			

TYPES SN54121, SN54L121, SN74121 MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

logic diagram (positive logic)





Pin numbers shown on logic notation are for J or Nipackages.

NOTES 1 An external capacitor may be connected between C_{ext} - positive) and R_{ext}, C_{ext}.

2 To use the internal timing resistor connect R_{int} to V_{CC}. For improved pulse width accuracy and repeatability, connect an external resistor between R_{ext}/C_{ext} and V_{CC} with R_{int} open circuited.

schematics of inputs and outputs





bsolut

S.

ş.

ecom.