
Variable Frequency Inverter for AC Drives



PROJECT REPORT 1996 - 97

P-1316

Submitted by
S. KARTHIKEYAN
P.S. ASHOK
R. VIJAYA ARJUNAN
D. MARIMUTHU PRABHU

Guided by

Prof. M. RAMASWAMY, M.E., C.Engg (I)., M.I.S.T.E., M.IEEE (USA) MIE.

FOR THE AWARD OF THE DEGREE OF

BACHELOR OF ENGINEERING IN

ELECTRONICS AND COMMUNICATION ENGINEERING

OF THE BHARATHIAR UNIVERSITY, COIMBATORE

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

Kumaraguru College of Technology

COIMBATORE - 641 006.

ଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊଊ	₽₩₩₩₩
多多多多多多多多多。	€
⊕	€
⊕	*
⊕	&

(**) **⊕**}

Kumaraguru College of Technology

Coimbatore - 641 006.

Department of Electronics and Communication Engineering

Certificate

This is to Certify that this Project Entitled VARIABLE FREQUENCY INVERTER FOR AC DRIVES

Has been submitted by P.S. Altor S. KARTHI KEYAN A'MARI MUTHU PRABHU R. YUAYA ARJUNAN.

in partial fulfilment of the requirements for the award of Degree of Bachelor of Engineering in the Electronics and Communication Engineering

Dachelor of Chydreewing us 200	
Branch of the Bharathiar University, Coimbat	tore-641046 during the
academic year 1996-97.	⊕
(Guide) Guide	(Head of Department)
Certified that the Candidate was Examined by u	s in the Project Work.
Viva-Voce Examination held on	
University Register Number	—————————————————————————————————————
(Internal Examiner)	(External Examiner)
~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$

EEIL April 2, 1997

TOWHOM SO EVER IT MAY CONCERN

The following students of Kumaraguru college of Technology, carried out their Project Work for partial fullfilment of B.E. in the field of Electronics from September '96 to March "97.

- 1. KARTHIKEYAN S
- 2. ASHOK PS
- 3. MARIMUTHU PRABHU D
- 4. VIJAYA ARJUNAN R

Thier title of Project is 'Variable Frequency inverter for AC Drives'

For Elgi Electric And Industries Ltd

S.MURUGESAN GENERAL MANAGER.

ELGI ELECTRIC AND INDUSTRIES LID

ELGI TOWERS, 737 - D. Green Fields, Puliskulam Road, Coimbatore - 841 045. INDIA. Ph.: 91 - 422 - 200368 FAX : 216712 Telex: 0855 - 8864 - ELGI IN Email: sel. cbe 6 saml. sprintrpg . ems. vsnl. net. in TNGST No.: (099) 1880014 Dt 1 - 4 - 95. CST No.: 299480 (c) CBE(N) Dt: 12 - 2 - 64

ACKNOWLEDGEMENTS

At the outset, we wish to express our gratitude to our principal, **Dr. S.Subramaniam**, B.E., M.Sc.(ENGG); Ph.D,S.M.IEEE, M.I.S.T.E for his kind blessings.

We extend our warm thanks to the beloved Head of the Department Prof. M. Ramaswamy, M.E., M.I.S.T.E., M.I.E., C.Engg(I), M.IEEE, for the technical advice and untiring encouragement that he gave throughout this project and also for the belief he had on all of us.

We are very thankful for our external guide Mr. G. Murugesan, General Manager of ElGI Electric & Industries Limited, Pollachi who were our Sponsors, for his technical advice as well as material help that he offered and importantly his benovalent attitude towards us.

We would be ungreatful if we leave out Mr.R.Hariharan, M.E., of Electrical and Electronics Department, who has always been critically helpful and a source of encouragement.

SYNOPSIS

It had been long since we started using the standard voltage of 50 hz AC for all applications whether it is domestic or industrial. So the AC machines that were produced so far was operated at 50 hz. With 50 hz ac mains, We have no problem in handling these machines.

But if the ac mains were to fail we have to go in for an alternative source. Here comes the need for the circuit that can convert de power into ac power. And suppose if we take a further step and produce machines that can be operated at a frequency other than 50hz or between a range of frequencies we can't rely on the ac mains available. So we have to go in for the alternative source, the inverter, that can produce a variable frequency ac output power when fed with a constant dc power.

Frequency is one of the parameters that plays an important role in the control of an induction motor. With the inverter output frequency in our hands the motor control especially speed control can be achieved effectively

and efficiently. Also the inverter eliminates the usage of dc motors, induction and synchronous generators, that are costly and bulky, for motor control.

ACKNOWLEDGEMENTS SYNOPSIS

CONTENTS

INTRODUCTION CHAPTER I

INVERTERS IN GENERAL

- I.1.BASIC INVERTER
- **1.2.TYPES OF INVERTERS**
 - I.2.1 VSI
 - I.2.2 CSI
- I.3 VOLTAGE CONTROL OF INVERTERS
- L4 CONCEPT OF PWM INVERTER
- 1.5 NEED FOR PWM

CHAPTER II

AC MOTOR DRIVES

- II.1.INDUCTION MOTOR CHARACTERISTICS
- II.2.MOTOR REQUIREMENTS WHEN USED WITH INVERTERS
- III.3.ADJUSTABLE SPEED DRIVES.

CHAPTER III

MOTOR CONTROL

- III.1.OPENLOOP CONTROL
- III.2.CLOSED LOOP CONTROL
- III.3. VECTOR CONTROL

CHAPTER IV

INVERTER SYSTEM

- **IV.1.BLOCK DIAGRAM**
- **IV.2.CIRCUIT DESCRIPTION**
- **IV.3.SELECTION OF TRANSISTOR**
- **IV.4.TRANSFORMER DESIGN**
- **IV.5.WORKING PRINCIPLE**

CONCLUSION


APPENDIX

BIBLIOGRAPHY

INTRODUCTION

Inverter is the alternative source of ac power that comes into use of the ac mains comes into use if the ac mains were to fail and in motor control applications.

The inverter that we design can operate on a load of 600W. Here the process of dc-ac convertion simulates a pulsewidth modulation technique. The inverter designed is a specialised form of PWM inverter, as the constant dc power gets modulated through the switching action of the switching section. The modulated pulse width depends on the on-off time of switches and it determines the output frequency



INVERTERS IN GENERAL

1. BASIC INVERTER

Inverter is the circuit used to convert dc input into ac output. Theoritically inverter is a power oscillator. The basic inverter consists of the dc power source, a switch and the inverter transformer. The basic inverter operation involves the opening and closure of the switch that either connects or disconnects the supply and transformer primary.

When the switch is closed, Vcc is applied to the primary and the flux produces a resultant induced flux on the secondary winding ie, at the output.

When the switch is opened, the primary winding dont receive any supply but its inductance causes a flux in the opposite direction. So now the induced secondary output gets reversed.

Thus the transformer outputs turns out to be ac.

BASIC CIBCUIT




FIG I.1.

TYPES OF INVERTER

I.2 Voltage Driven Inverter:

In a Voltage driven inverter Dc voltage source is connected directly through semiconductor device to primary of transformer. S_1 and S_2 are generally driven by an stable multivibrator operating at a desired frequency.

When S_1 is closed, source voltage appears across primary of transformer between X and Y. Then after a time period S_1 opens and S_2 closes. Now source voltage is impressed across Y and Z.


Thus an alternating voltage is generated across primary and delivers power to load through secondary.

L2 CURRENT DRIVEN INVERTER

Works in the same principle as the Voltage driven inverter. But here the input is a current source. Driven inverters are more common than self oscillating ones.


Driven inverters has better frequency stability as a separate master oscillator is used.

VOLTAGE DRIVEN INVERTER



F19 I.2.A

CUBBENT DRIVEN INVERTER.



17.19 1.22BB

Whereas a self oscillating one has its output fed back to transistor.

Advantages of driven inverter.

Accuracy

as interaction b/w

Frequency stability

b/w oscillator andload is

Reliability

practically zero.

These advantages are due to the fact that the interaction between oscillator and load is practically zero.

I.2.1 VOLTAGE SOURCE INVERTER

Principle of operation:

The principle of single-phase inverter can be explained with figure 1.2.1

Transistor Q_1 is turned on for a time To/2, the instantaneous voltage across the load is $Vs/_2$. If the transistor Q_2 alone is turned on for a time To/2, $-VS/_2$ appears across the load. The logic circuit should be designed such that Q_1 and Q_2 are not turned on at the same time.


1.2.2 CURRENT SOURCE INVERTERS

To cope with the inductive loads, the power switches with the free wheeling device are required, where - as in a current source inverter, the input behaves as a current source. The output current is maintained constant irrespective of load on the single-phase transistionized inverter. The circuit is represented in figure 1.2.3.


I.3. VOLTAGE CONTROL OF SINGLE PHASE INVERTERS

In many industrial applications, it is often required to control the output voltage of inverter because of the following reasons

TRANSISTORISED INVERTERS.




F14 I.2.1.



F19 I. 2.2.

CUBBENT SOURCE INVERTER.



F19 I.2.3.

- (1) To cope with the variations of dc input voltage.
- (2) For voltage regulations.
- (3) Forthe constant Volts/Frequency control requirement.

There are various techniques available to vary the inverters gain. The most efficient method of controlling the gain is to incorporate pulsewidth modulation control within the inverter.

The common techniques are

- 1. The Single phase width modulation.
- 2. Multiple pulse width modulation.
- 3. Sinusoidally pulse-width modulation.
- 4. Modified sinosoidally pulse-width modulation.
- 5. Phase displacement control.

I.4. CONCEPT OF PWM INVERTERS (Thyristorised)

The output voltage of an inverter can be varied by changing the pulse width of each half-cycle of the inverter output voltage.


The firing switches S_3 and S_2 are swifted by an angle ' γ^0 with respect to firing of S_1 and S_4 .


So pole voltages γ Ao and γ Bo as above result.

 γ AB has pulse width γ^0

By changing shift angle ' γ ' the inverter output can be changed.

PULSE INIDIA MODULATION INVERTER.





F19 I. 2.4.1.

SINUSOIDAL PWM TECHNIQUE

A triangular carrier of frequency fc and a modulating wave of frequency fm, same as inverter output, are used to modulate the pole voltage.

Pole voltage γAo is modulated by carrier and modulating wave γA and γBo by $\gamma B.$

The pulses in each half cycle have different widths.

Carrier ratio fc/fm determines the number of pulses in each half-cycle of inverter output voltage.

Modulation index A_m/Λ_c determines the width of the pulses and hence rms value of inverter output voltage.

1.5 NEED FOR PWM INVERTER

The speed control typically beyond 10:1 range becomes a problem with stepped inverters as at low voltage harmonic currents become excessive causing machine heating and torque pulsation problems. Also utility line




FIG I.2.4.3

power factor deteriorates due to phase shift control and system stability may get affected.

A PWM inverter solves above problems the fundamental frequency output voltage is controlled electronically within inverter by PWM technique.

AC MOTOR DRIVES

II.1 INDUCTION MOTOR CHARATERISTICS

The stator when supplied with voltage produces a rotating air gap flux that rotates at a speed depending on supply frequency.

Torque is produced by interaction of stator rotating field and rotor current induced by it.

Current in rotor is induced due to speed difference between the rotating field and rotor.

Rotor current depends on this speed difference i.e,the slip

Synchronous Speed, $N_s = 120 fI/P$

fl - supply frequency

P - No of poles.

 $Slip = (N_s - N)/N_s$

N - actual rotor speed.

Rotor frequency, f2 = (Ns-N)P/120 = Sf1.

Torque speed characteristics (figure II.1) shows that at synchronous speed, torque is Zero. i.e, at S=0, T=0.

Motor operates at s=so developing T=To

At critical slip sc1 motor operates at stalling torque Tmax (motoring).

When S>1, the rotor operates in counter current braking condition and running motor comes to rest.

If supply is maintained motor rotates in opposite direction(plugging).

Slip becomes -Ve when motor runs above synchronous speed and the motor operates in a regenerative braking condition (generator region).

INDUCTION MOTOR CHARACTERISTICS.




FIG II.1.

II.2. MOTOR REQUIREMENTS WHEN FED BY AN INVERTER:

- * For a voltage fed inverter a high leakage inductance is preferred in the machine so that resulting harmonic currents are low.
- * With inverter supply, the rotor can use copper bars so that copper loss is reduced substantially.
- * The skin effect due to harmonic in the stator can be ignored but may be substantial in the rotor due to bar structure. So the bars may be designed as coffin shaped with wider area on top.
- * Hysterisis and eddy-current losses are to be designed to be lower so that the machine operates at high efficiency.
- * For a PWM inverter drive, the switching frequency can be adapted so that the composite inverter loss and machine loss are minimum in the whole range.
- * Other effects namely harmonic torque pulsation, dc offset, shoot through fault and so on should receive proper consideration in machine design.

The inverter has to be designed for nearly peak power rating without leaving a margin for short-time increase in the power rating as the thermal time constant of power semiconductor elements is much shorter than that of machine.

II.3. ADJUSTABLE SPEED AC DRIVES

A combination of power electronic system such as a Voltage/Frequency controller and an eletric motor with associated control mechanism is referred as an adjustable speed drive.

There are various frequency conversion equipments that can be used for adjustable frequency AC drives such as adjustable frequency generators, rotating frequency changers, cyclo convertors and variable frequency inverters.

ROTATING FREQUENCY SUPPLY UNITS

Induction and synchronous generators:

The synchronous generators speed is varied by a variable speed dc motor coupled to it. By varying generation speed if it's frequency is varied to a wide range.

In induction generators output frequency is equal to frequency of rotor supply in standstill condition. But when rotor is rotated in direction of revolution of its own field the output frequency of generator increases above

rotor supply frequency. If rotor is reversed output frequency decreases below rotor frequency.

The above frequency - conversion system is costly and bulky and efficiency is naturally low.

* Inverters have now replaced these motor generator sets. The choice of power semiconductor driving system depends on the available power supply and load characteristics.

MOTOR CONTROL

III.1. OPEN LOOP VOLTS/HERTZ SPEED CONTROL METHOD

In the open loop motor control method shown in figure III 1, the power circuit consists of a phase controlled rectifier with single or 3 phase AC supply, LC filter, (six-stepped) inverter.


- * We* is the command variable that determines motor speed.
- * Vs* is the vottage command to rectifier generated from frequency signal through a volts/Hertz gain constant G
- * In this system the speed will tend to drift with variation in load Torque and fluctuations is supply.


III.2 CLOSED LOOP CONTROL

The open-loop control of a motor in variable frequency-variable voltage mode is satisfactory for long term steady state operation. But it operating conditions demand rapid loop acceleration and deceleration, open


OPEN LOOP VOLIS/HERTZ CONTROL

ACCELERATION AND DECELERATION CHARACTERISTICS.





CLOSED LOOP VOLTS/HERTE SPEED CONTROL.



loop control becomes unsatisfactory because frequency and voltage cannot be altered rapidly.

Therefore for fast dynamic response, closed loop control is essential to achieve optimum operating conditions. It offers speed control with high torgue, power factor and efficiency.

* The speed loop error signal controls the PWM inverter frequency and voltage through the current-limit controller.

III.3 VECTOR CONTROL METHODS (Advanced methods)

An AC machine is controlled like a separatory excited dc machine.

In a dc machine, torque is

$$Te = K'_1 + I_a + I_f$$

Ia - armature or forgue component of current

If - field or flux component

The control variable Ia and If can be considered as orthogoral or decoupled 'Vectors'

In normal operation, the field current I_r is set to maintain rated field flux and torque is changed by changing the armature current. As I_r and I_n are decoupled, torque sensitivity is maximum in both transient and steady state operations.

The above mode of control can be extended to induction motors, its operation is considered in a synchronously rotating frame where sinusoidal variables appear as dc quantities.

Currents i_{ds} and i_{qs} are direct-axis component and quadrature-axis components of stator current where both are in a synchronously rotating reference frame.

The concept of how i_{ds} and i_{qs} can be established as controlvector in vector control method is explained with phasor diagrams in a synchronously rotating $d_e q_e$ reference frame as shown.

The phasor is drawn taking air gap voltage \dot{V}_g^{\wedge} along q_e axis.

Stator current I_s^{\wedge} lags the voltage V_g^{\wedge} by (90-0) ie, $i_{qs} = I_s^{\wedge}$ sin in phase with V_g^{\wedge} and $i_{ds} = I_s^{\wedge}$ cos in quadrature with V_g .

 i_{qs} is the active or torque compoent of stator current.


 i_{ds} is reactive or field component of stator current and is responsible for establishing air gap flux $*_m$.

From the Phasor diagram, the torgue developed across the air gap is $Te=Kt \ /*m/iqs=K'_t \ i_{qs} \ i_{ds}$


The variables i_{qs} and i_{ds} are mutually decoupled and can be independently varied without affecting orthogonal component. i_{qs} varied to vary torque.

Advantages

- * In addition to fast transient response due to decoupling control high stability is offered to an induction motor.
 - * The control can easily be designed to have a 4 quadrant operation.



INDUCTION MOTOR AND DC MACHINE ANALOGY IN VECTOR CONTROL



DHASOR DIAGBANT IN DIRECT VECTOR CONTROL

Applications (High performances applications):

Servo drives

Steel mill controls,etc


VECTOR CONTROL IMPLEMENTATION WITH MACHINE MODEL

Inverter is assumed to generate the ideal phase current waves i_a , i_b , i_c as dictated by corresponding reference waves generated by controller.


 i_a , i_b and i_c are converted to i_{qs}^s gs and i_{ds}^s components by three phase / two phase transformation.

These are then converted to a synchronously rotating reference frame by unit vectors coswet and sinvet before being applied to machine model. The unit vectors assume the alignment of ids with the ϕ^{\wedge}_m phasor and i_{qs} with V_g Phasor.

The controller makes two inverse transformations so that control parameters i_{ds}^* aand i_{gs}^* correspond to machine variables i_{ds} and i_{gs} .



VECTOR CONTROL INTRLEMENTATION WITH MACHINE MODEL



DIRECT METHOD OF VECTOR CONTROL
OF A VOLTAGE FED INVERSER.

BASIC BLOCK DIAGRAM OF VECTOR CONTROL METHOD FOR A PWM CURRENT CONTROLLED INVERTER

As shown in figure the principal control parameters i_{ds}^* and i_{qs}^* , which are dc quantifies, are converted to a stationary reference frame with the help of coswet and sinwet signals generated from flux signals.

Resulting stationary frame signals are converted to phase current commands for inverter.


Current i_{qs}^{-*} is generated from a torgue control loop.

Airgap fluxes φ^s dm and φ^s qm can be measured from stator voltage and current.

INVERTER SYSTEM

IV.1. BLOCK DIAGRAM DESCRIPTION

The dc battery source is the first andforemost block of the inverter system. The voltage regulatorthat follows the source is used to convert the high voltage dc supply into a lower value so as provide the required supply to the subsequent sections. The squarewave generator that follows the regulator converts the constant dc into a square wave. The switching sections consists of j - k flipflops which get triggered by the square wave clock pulses thus acting as switches. The Pre amplifier section is responsible for amplifying the switched signal that acts as the input for the driver stage which in turn drives the output power amplifier stage. This power amplifier stage is responsible for the amplification of power. The Invertor Transformer is the last stage that proviodes a stepped up ac output at designed frequency and wattage.



IV.2. INVERTER CIRCUIT DESCRIPTION

BATTERY

It is the source of dc power that is to be inverted into a.c power.

Usually the battery sources a high dc power that can't directly be applied to the subsequent IC stages that follow.

IC REGULATOR

The Ic regulator section incorporates IC7805 that regulates the input dc power from battery to a value of +5volts. The input d.c has to be applied to pin 1 to get output at pin 3, pin2 has to be grounded.

SQUARE WAVE GENERATOR (IC555)

IC555 is a timer IC that works on the 5V from regulator. The 5v dc is given to pins 4 and 8. A trigger input at pin 2 will generate a square wave output at pin 3. The width of the square pulse is adjustable and this enables output frequency variations.

SWITCHING SECTION (IC 7473)

IC 7473 that performs the switching operation has two J-K flipflops with one input and two outputs. But we use only one flipflop. When the ouput of the square wave generator is applied to pin 1, We get outputs through pins 8 and 9.

The input from timer IC acts as clock input to the switching J-K flipflops. The clock input causes a positive pulse output at pin 8 and a negative pulse at pin 9. When the next clock pulse arrives at pin 1, the reverse action happens ie, at pin8 we get a negative pulse and at pin 9 we get a positive pulse. Thus this section acts as on and off switch.

PRE AMPLIFIER SECTION

This section consists of two stages of transistor amplifiers. The first stage includes D100 (NPN) and the second stage comprises of C100 (PNP).

DRIVER AND POWER AMPLIFIER STAGE


The driver stage consisting of 2N3055 provides base drive for the power amplifier stage that comprises of six 2N3055 power transistors in parallel. The number of output power transistors depend on the load.


INVERTER TRANSFORMER

The Invertor transformer is basically a step up transformer. The 24vac from the output section is stepped up to 230V. Cold rolled Grain oriented stampings are used for core with the primary having 57 turns and secondary 264 turns.

The Zener diodes that are grounded in the output section are to present the output transistors from the high voltage that might reach than due to output transformers inductive nature.

INVERTER CIRCUIT





IV.3. SELECTION OF TRANSISTOR

Parameters to be considered:

Max C - E voltage V_{cco}

Max collector current

Max power dissipation

Collector volt-second breakdown rating, junction - case thermal resistance, Min current gain at max load current storage times.

* In a push-pull inverter, voltage across total primary winding is $2(V_{cc}\text{-}V_{ce~sat}) \text{ due to autotransformer action.}$

VCEsat of two transistors should be equal, else the voltage across py will not be equal and hence the core will move either into +ve or -ve saturation.

Transformer py should bifiliar, So that flux swing during +ve and -ve cycles is the same.

C-E voltage of each transistor must be higher than twice the supply voltage. Again due to transformer leakage and lead inductances incollector leads, there are voltage spikes whose magnitude may be as high as 20% of transformer primary voltage.

The collector emitter voltage should be at least 2x1.2(1+x) Vcc, where x is per unit fluctuation of supply voltage.

The C-E voltage rating be chosen after considering B-E circuit impedance. If off period base - circuit impedance is above 150 ohm, Vceo rating be taken. If it is less than 50 ohm Vceo rating be considered. But, if it lies between 50 ohm and 150 ohm the Vcer rating that lies between

* Current rating of transistor should be selected from magnitude of load current reflected on primary of transformer and its magnetising current. Peak current rating should be atleast 50% higher than peak load current. Also the main value of hFE at peak load current should be sufficiently high to drive the transistor well into saturation.

* Max permissible power dissipation in a transistor depends on thermal impedance.

$$p = T_{\rm jmax}$$
 – $T_{\rm cmax}$

 T_{jmax} - max junction temperature

 T_{cmax} - Thermal resistance between junction and case.

 T_{jmax} for Si power transistor is 175°C or 200°C. But for safe operation T_{jmax} should be 130°C to 140°C.

* To ensure fast turn on, base-drive current be more than required Icmax/B. Large storage time will lead to simultaneous conduction of transistor.

IV.4. TRANSFORMER DESIGN

Preliminary Design:

As the first step tp design of transoformer, the primary and secondary voltage ratings and the primary current ratings and the secondary current rating must be clearly stated. Then decide on the core material to be used:

Ordinary steel stampings (or) cold rolled grain oriented (CRGO) stampings.

CRGO has a higher allowable flux density and lower losses.

The optimum cross-sectional area of the core is approximately given by:

Core area = $1.152\sqrt{\text{output voltage x output current sq.cm}}$

For transformers with multiplle secondaries, the sum of the output volt-ampere product of each winding is to be used.

The number of turns on the primary and secondary windings is decided by the turns per volt ratio as

Turns per volt = $1/(4.44 \times 10^{-4} \times 10^{-4}$

Frequency = 50 Hz

Flux density = 1.0 weber/Sq.m for ordinary steel stampings,

and 1.3 Weber /sq.m for CRGO stampings.

PRIMARY WINDING DESIGN

The current in the primary winding is given by primary current = output volts x output amps/ primary volts x efficieny

The efficiency of small transformers varies between 0.8 to 0.96. A valve of 0.87 can be used for ordinary transformers.

The proper wire size has to be selected for the winding. The wire diameter depends on the current to be supplied by the winding and the allowable current density of the wire.

Usually, a valve of 200 amps /sq.cm can be taken, on whose basis table I is given.

The number of turns in the primary winding is given by primary turns =

Turns per volt x primary volts.

The space taken up by the winding will depend on the insulation thickness, method of winding and the wire diameter. Table I gives the approximate value of the turns per square and from which we can estimate the window area occupied by the primary winding.

Primary winding area = primary turns/Turns per sq.cm from table 1

SECONDARY WINDING AREA

as

Since we have assumed that we know the secondary current rating, we can find out the wire size for the secondary winding by referring to Table I directly.

The number of turns on the secondary is calculated in the same way as for the primary, but about 3% extra turns are to be added to compensate for the internal drop of secondary voltage of the transformer, upon loading.

Thus secondary turns = 1.03(turns per volt x secondary voltage)

The window area required for secondary winding is found from Table I

Secondary window area = secondary turns/Turns per sq.cm from

CORE SIZE

The main criterion in selecting the core is the total window area of winding space available.

Total window area = primary window area + sum of secondary window areas + space for former and insulation.

Some extra area is required to accommodate the former and insulation between windings. The actual amount of extra varies, although 30% may be taken to start with but may have to modified later. The suitable core sizes having a larger window area are selected from Table II

Taking into account the gap between laminations while stacking them, we have Gross core area = core area /0.9 sq.cm

In general, a square central limb is preferred for this, the width of tongue of lamination is

Tongue width = \sqrt{g} gross core area cm

Table 1: WINDING DATA ON ENAMELLED COPPER WIRE (@ 200 Amp/sq. cm.)

Win .	Max.	Turns per	SWG	Max. current	Turns per
geris .	carrent	sq. cm.		capacity .	sq. cm.
NATE:	(Amp)			(Amp)	
Out.	16.60	8.7	30	0.1558	881
i ii e	13.638	10.4	31	0.1364	997
2	10.961	12.8	32	0.1182	1137
13	8.579	16.1	33	. 0.1013	1308
14	6.487	21.5	34	0.0858	1608
15	5.254	26.8	35	0.0715	1902
16	4.151	35.2	36	0.0586	2286
17	3.178	45.4	37	0.0469	2800
18	2.335	60.8	38	0.0365	3507
19	1.622	87.4	39	0.0274	4838
20	1.313	106	40	0.0233	5595
21	1.0377	137	41	0.0197	6543
22	0.7945	176	42	0.0162	7755
23	0.5838	42	43	0.0131	9337
3	0.4906	286	44	0.0104	11457
25	0.4054	341	45	0.0079	14392
26	0.3284	415	46	0.0059	20223
27	0.2726	504	47	0.0041	27546
28	0.2219	609	48	0.0026	39706
29	0.1874	711	49	0.0015	62134
			50	0.0010	81242

Table 2:
TABLE DIMENSIONS OF TRANSFORMER STAMPINGS

Type No.	Tongue width (cm.)	Window area (sq. cm.)	Type No.	Tongue width (cm.)	Window area (sq. cm.)
17 (E-I)	1.270	1.213	9 (U-T)	2.223	7.865
12A (E-1)	1.588	1.897	9A (U-T)	2.223	7.865
74 (E-I)	1.748	2.284	11 A (E-I)	1.905	9.072
23 (E-I)	1.905	2.723	4A (E-I)	3.335 .	10.284
30 (E-I)	2.000	3.000	2 (E-1)	1.905	10.891
21 (E-1)	1.588	3.329	16 (E-l)	3.810	10.891
21 (E-l)	2.223	3.703	5 (E-I)	3.810	12.704
10 (E-I)	1.588	4.439	4AX (U-T)	2.383	13.039
15 (E-I)	2.540	4.839	13 (E-1)	3.175	14.117
33 (E-I)	2.800	5.880	75 (U-T)	2.540	15.324
	2.461	6.555	4 (E-I)	2.540	15.865
1 (E-I)	2.540	6.555	7 (E-1)	5.080	18.969
14 (E-I)	1.905	7.259	6 (E-I)	3.810	19.356
11 (E-I)		7.259	35A (U-T)	3.810	39.316
34 (U·T) 3 (E·I)	1/588 3.175	7.562	8 (E-I)	5.080	49.803

Now refer to table II again and finally select the proper core size, with sufficient window area and a dose value of the tongue width as calculated.

Adjust the stack height as required to obtain the required core section

Stack height = Cross core area/actual tongue width cm

The stack should not be much less than the tongue width but may be more. However, it should not be more than 11/2 times the tongue.

TRANSFORMER DESIGN

The design of 600 watts transformer, which is used in our application is as follows

core area = 1.152 x
$$\sqrt{output}$$
 voltage x \sqrt{output} current
= 1.152 x $\sqrt{230x2.6}$ = 28.17 Sq.Cm

Gross Core Area =
$$28.17$$
 sq.cm/ $0.9 = 31.3$ Sq.Cm.

Tongue Width
$$= 31.3 \text{ Sq.Cm} = 5.59 \text{ cm.}$$

PRIMARY WINDING

Primary Voltage
$$= 24 \text{ V}$$

Primary current =
$$(230x2.6/24x0.87) = 28.64A$$

Turn per volt =
$$1/(4.44 \times 10^{-4} \times 50 \times 28.17 \times 1.3) = 1.2$$

Primary Turns
$$= 48 \times 1.2 = 57 \text{ turns}$$

The wire selected is 7SWG x 2.

SECONDARY WINDING

Secondary Voltage = 220 V

Secondary Current = 2.6A

Turn per Volt = $1/(4.44 \times 10^{-4} \times 50 \times 28.17 \times 1.3) = 1.2$

Secondary Turns = 1.03(220x 1.2)

= 264 Turns.

The wire selected is 17SWG.

IV.5. WORKING PRINCIPLE:

The dc supply from battery is regulated by the voltage regulator to around 5 volts. This 5 volts is applied to IC 555 and IC 7473. When triggered at Pin 2, IC 555 produces a square wave.

The trigger pulse is produced through 100k potential divider and capacitor C4. The width of the square wave can be djusted by varying the 100K potentiometer. Thus the output frequency can be varied. The square wave generated acts as clock, input to the switching J-K flipflops of IC 7473. Due to the square wave clock, the outputs at pin 8 and pin 9 of IC 7473 continuously reverses in polarity, ie it acts as a switch. This switching action switches ON and OFf the subsequent transistor stages and is thus responsible for the production of ac output. The inverter transformer steps up the ac power thus produced to the required value.

CONCLUSION

Inverter motors are having a very good future in India. In textile machine tool and cement industries specific applications. The possibility of manufacturing inverters are good only for small ratings. PWM, constant current inverters, constant voltage inverter with high capacity are done only with imported components. The companies like Mitsubishi, siemens, AMTECH, kirloskar are doing the same thing with imported components. Because of globilisation so many companies from U.S, Europe and Japan have also starting their branches. Hence the future for inverter with variable frequency for induction motor drive looks bright.

BIBLIOGRAPHY

HARMONICS IN VOLTAGE SOURCE PWM INVERTER
- INTERNATIONAL JOURNAL OF ELECTRONICS, 1961

TIME DOMAIN ANALYSIS OF A CURRENT SOURCE INVERTER
- INTERNATIONAL JOURNAL OF ELECTRONICS

ELECTOR INDIA

- OCTOBER 92

ELECTRONICS FOR YOU

- 1983 - VOL 4

POWER ELECTRONICS AND DRIVES
- R.K.BOSE

THYRISTORISED CONTROLS
- G.DE

POWER ELECTRONICS

- RASHEED

THYRISTONISED POWER CONTROLLERS
- DUBEY, DORADIA, JOSHI

I E E E TRANSACTIONS ON POWER ELECTRONICS VOL II NO:3 MAY 1996.

ELECTRONICS PRODUCT FINDEROCT 96

IEEE ,TRANSACTIONS ON POWER ELECTRONICS VOL II NO:2 MARCH 1996.

3

National Semiconductor

555/LM555C Timer

nt Description

4555 12 a highly stable device for generating ed for triggering or resetting if desired. In the y mode of operation, the time is precisely conone axternal resistor and capacitor. For astable as an oscillator, the free running frequency and are accurately controlled with two external and one capacitor. The circuit may be triggered on falling waveforms, and the output circuit bros or sink up to 200 mA or drive TTL circuits.

fures . .

replacement for SE555/NE555 g from microseconds through hours Buln both estable and monostable modes


- Adjustable duty cycle
- Output can source or sink 200 mA
- Output and supply TTL compatible
- Temperature stability better than 0.005% per


Industrial Blocks

Normally on and normally off output


Applications

- m Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Linear ramp generator






Onnection Diagrams



der Number LMSSBH, LMSSSCH See NS Package HOSC



Order Number LMSB5CN Order Number LM585J or LM585CJ
See NS Package JOSA See NS Package NOSB

Absolute Maximum Ratings

Supply Voltage Power Dissipation (Note 1) **Operating Temperature Ranges** LM555C

+18V . , 600 mW

LM565

0°C to +70°C -55°C to +125°C -65°C to +150°C

Storage Temperature Range Lead Temperature (Soldering, 10 seconds) 300°C

Electrical Characteristics (T_A = 25°C, V_{CC} = +5V to +15V, unless otherwise specified)

				- LIM	178			1
PARAMETER	CONDITIONS	1	LM555		.* .*	LM555C		1
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		MIN'	TYP '	MAX.	MIN	TYP	MAX	L
Supply Voltage .		4.5		18	4.5) i	16	1
		•	3	5		3	6	
iupply Current	V _{CC} = 5V, R _L = =	·	10	12		10	15	t
	V _{CC} = 15V, R _L = ∞ (Low State) (Note 2)		"			1		1
	(Low State) (Note 2)					1	'	ı
liming Error, Monostable				•		,		ı
Initial Accuracy		ì	0.5 30			50		ı
Drift with Temperature	RA, R. = 1k to 100 k.		30			-		1
	C = 0.1µF, (Note 3)		1.5			1.5	İ	ı
Accuracy over Temperature			0.05		· ·	0.1		I
Drift with Supply			0.05		l	1		-
Firning Error, Astable				l	 			1
Initial Accuracy			1.5	l		2.25	Ì	1
Drift with Temperature	1	1	90			150 3.0	1	١
Accuracy over Temperature	1		2.5	l		0.30		-
Drift with Supply		1	0.15	1	ł	1		1
Threshold Voltage		1	0.667			0.667		1
•		4.8	5	5.2	1 .	5	ļ	ł
Trigger Voltage	V _{cc} = 15V	1.45	1.67	1.9	1	1.67	1	1
,	V _{CC} = 5V	'5	i	l	1	0.5	0.9	1
Trigger Current			0.01	0.5				
Reset Voltage	•	0.4	0.5	1 '	0.4	0.5	1	١
		1	0.1	0.4	i	0.1	0.4	1
Reset Current	1				1	0.1	0.25	- 1
Threshold Current	(Note 4)		0.1	0.25	1			
Control Voltage Level	V _{CC} = 15V	9.6	.10	10.4	9	10	111	-
COURSE Agreement	Vcc - 5V	2.9	3.33	3.8	2.6	3.33	4	1
		1	1	100	-	1,	100	
Pin 7 Leakage Output High	·] '		1		1	
Pin 7 Set (Note B)			450	1 .	1	180	1 .5	
Output Low	Vcc = 15V, i ₇ = 15 mA		150 70	100	1	80	200	
Output Low	V _{CC} = 4.5V, I ₇ = 4.5 mA		///	100		"		
Output Voltage Drop (Low)	V _{cc} = 15V		1	1			0.25	
Andrea . comb. m.ch (m.c.)	leine = 10 mA	1	0.1	0.15	ì	0.1	0.25	
	leine = 50 mA	1	0.4	0.5	1.	0.4	2.5	
	lesser = 100 mA	1	2	2.2	1	2.5	2.5	
	" Isink = 200 mA		2.5	1		2.5	. ;	
	V _{cc} = 5V	1	١.,	0.25				
	leine = 8 mA	1	0.1	0.25		0.25	0.35	
	Isink = 5 mA	1			1		1	
Output Voltage Drop (High)	1 _{SOURCE} = 200 mA, V _{CC} = 15V	1	12.5	1	÷	12.5		
Officer Agenda price trustin	Isourcs = 100 mA, Vcc = 15V	13	13,3		.12.75	13.3		
n egyet server gya kta jik	V _{cc} = 5V	3	3.3 👉	[() () () () () () () () () (2.75	3.3		
			100	\mathbf{I}_{i}	1.1.	100		
Rise Time of Output		1		1:1		100	1	
Fall Time of Output	. • •	1-1	100			, 100		


Note 1: For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature resistance of +45°C/W junction to case for TO-5 and +150°C/W junction to emblent for both packages.

Note 2: Supply current when output high typically 1 mA less at V_{CC} = BV.

Note 3: Tested at V_{CC} = 5V and V_{CC} = 15V.

Note 4: This will determine the maximum value of R_A + R_B for 15V operation. The maximum total (R_A + R_B) is 20 MΩ.

Note B: No protection egainst excessive pin 7 current is necessary providing the peckage dissipation rating will not be exceeded.



Applications information

MONOSTABLE OPERATION -

In this mode of operation, the timer functions as a one-shot blows 1). The external capacitor is initially held discharged by a transistor inside the timer. Upon application of a negative-trigger pulse of less than 1/3 Vcc to pin 2, the flip-flop is set which both releases the short circuit across the capeoitor, and drives the output high.




FIGURE 1. Monosta

across the capacitor then increases exponen tially for a period of t = 1.1 RAC, at the end of which time the voltage equals 2/3 $V_{\rm CC}$. The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 2 shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing internal is independent of supply.




FIGURE 2. Monostable Waveforms

During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal (pin 4). The output will then remain in the low state until a trigger pulse is again applied.

When the reset function is not in use, it is recommended that it be connected to Voc to avoid any possibility of false triggering.

Figure 3 is a nomograph for easy determination of R, C values for various time delays.


NOTE: In monostable operation, the trigger should be driven high before the end of timing cycle.

And the discharge time (output low) by:

ASTABLE OPERATION:

If the circuit is connected as shown in Figure 4 (pins 2)

and 5 connected if will trigger itself and free run as a manual "t₁ + t₂ = 0.893 (R_A + 2R_B) C






FIGURE 3. Time Delay

multivibrator. The external capacitor charges through RA + RB and discharges through RB. Thus the duty cycle may be precisely set by the ratio of these two resistors.




FIGURE 4. Astable

In this mode of operation, the capacitor charges and discharges between 1/3 V_{CC} and 2/3 V_{CC}. As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Figure 5 shows the waveforms generated in this mode of operation.




FIGURE 5. Astable Waveforms

The charge time (output high) is given by: t, = 0.693 (R_A + R_B) C

1. 2. 12 M

ations information (Continued)

rcy of oscillation is:

Emigina" in L

be used for quick determination of these

FIGURE 6. Free Running Frequency

EQUENCY DIVIDER

Smonostable circuit of Figure 1 can be used as a clamby divider by adjusting the length of the timing Figure 7 shows the waveforms generated in a waveforms generated in a waveforms in the same of the circuit.




FIGURE 7. Frequency Divider

ULSE WIDTH MODULATOR

the timer is connected in the monostable mode of triggered with a continuous pulse train, the output width can be modulated by a signal applied to pin four 8 shows the circuit, and in Figure 9 are some two form examples.





FIGURE 8. Pulse Width Modulator



ومساوية للداءة

V_{CC} = EV Top Tomic Meditoles TV/No TIME = 8.2 cm/Nov. Doctors Trees: Bespet 2V/No R_A = 6.3 btt

FIGURE 9. Pulse Width Modulator

PULSE POSITION MODULATOR '

This application uses the timer connected for astable operation, as in Figure 10, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. Figure 11 shows the waveforms generated for a triangle wave modulation signal.




FIGURE 10. Pulse Position Modulator




FIGURE 11. Pulse Position Modulator

LINEAR RAMP

When the pullup resistor, RA, in the monostable circuit is replaced by a constant current source, a linear ramp is

LM556/LM555Q

Applications Information (Continued)

generated, Figure 12 shows a circuit configuration that will perform this function.





Figure 13 shows waveforms generated by the linear ramp.

The time interval is given by:

$$T = \frac{2/3 \text{ V}_{CC} \text{ R}_{E} (R_{1} + R_{2}) \text{ C}}{R_{1} \text{ V}_{CC} - \text{V}_{BE} (R_{1} + R_{2})}$$

$$V_{BE} \approx 0.6 \text{ V}$$



V_{CC} = SV Top Trans: layer 2V/Dis YMM = 28 m/DV. Middle Time: Betput 2V/Dis R_s = 40 Azz September Voltage 1V/Dis R_s = 2.7 kiz

FIGURE 13. Linear Ramp

50% DUTY CYCLE OSCILLATOR

For a 50% duty cycle, the resistors $R_{\rm A}$ and $R_{\rm B}$ may be connected as in *Figure 14*. The time period for the out-

put high is the same as previous, $t_1 \approx 0.693 R_A$ C. For the output low it is $t_2 \approx$

$$[(R_A R_B)/(R_A + R_B)]$$
 CLn $[\frac{R_B - 2R_A}{2R_B - R_A}]$

winds on the second second second second

Thus the frequency of oscillation is $f = \frac{1}{t_1 + t_2}$




FIGURE 14. 50% Duty Cycle Oscillator

Note that this circuit will not oscillate if R_B is greater than 1/2 R_A because the junction of R_A and R_B cannot bring pin 2 down to 1/3 V_{CC} and trigger the lower comparator.

ADDITIONAL INFORMATION

Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is $0.1\mu F$ in parallel with $1\mu F$ electrolytic.

Lower comparator storage time can be as long as 10µs when pin 2 is driven fully to ground for triggering. This limits the monostable pulse width to 10µs minimum.

Delay time reset to output is 0.47 μ s typical. Minimum reset pulse width must be 0.3 μ s, typical.

Pin 7 current switches within 30 ns of the output (pin 3) voltage.

12 september affire the second



Operational Amplifiers/Buffer

LM124/LM224/LM324, LM124A/LM224A/LM324A, LM2902 Low Power Quad Operational Amplifiers

General Description

The LM124 series consists of four independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, dc gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems. For example, the LM124 series can be directly operated off of the standard +5 V_{DC} power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional ±15 V_{DC} power supplies.

Unique Characteristics

- In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.
- The unity gain cross frequency is temperature compensated.
- The input bias current is also temperature compensated.

Advantages

- # Eliminates need for dual supplies
- Four internally compensated op amps in a sing package
- Allows directly sensing near GND and V_{OUT} als goes to GND
- Compatible with all forms of logic
- * Power drain suitable for battery operation


Features

- Internally frequency compensated for unity gain
- Large dc voltage gain
- 100 d
- Wide bandwidth (unity gain) (temperature compensated)
- 1 MH
- Wide power supply range:
 - Single supply or dual supplies
- $3~V_{DC}$ to 30 V_{D} $\pm 1.5~V_{DC}$ to $\pm 15~V_{D}$
- Very low supply current drain (800µA) essential independent of supply voltage (1 mW/op amp a +5 V_{DC})
- Low input biasing current (temperature compensated)
- 45 nA_D
- Low input offset voltage
- 2 mVD
- and offset current
- 5 nA_{Di}
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Large output voltage

0 V_{DC} to V⁺ - 1.5 V_D

Connection Diagram


Dual-in-Line Packag



Order Number LM124J, LM124AJ, LM224J, LM224AJ, LM324J, LM324AJ or LM2902J See NS Package J14A

Order Number LM324N, LM324AN or LM2902N See NS Package N14A

Schematic Diagram (Each Amplifier)



busis Specification and No. 25 College Av. 2 is voc. and 10. 2 is voc. and	Depart Specification (No. 2) V \$ 15.000 and IA = 20.0 V \$ 15.000 and IA = 20.0 In the second Characteristics (V* + +5.0 Vpc, Note	а . <u>(</u> 4	Š	Continuous					• • • •					· · · · · · · · · · · · · · · · · · ·	
A PARAMETER PARTIES OF THE PARTIES O	SNOLLIONOS TIME	LM124A MIN TYP	MAX	MIN	LMZZ4A TYP · MAX	2	LM324A TYP N	MAX	LM124/LM224 MHN TYP MJ	M224 MAX	MIN T	LM324 TYP MAX	2 3	N 1	×
Input Offset Voltage	TA = 25°C, (Note 5)	-	2		t 3		2	3	77	£	27	"		"	۱,
	11N(+) or 11N(-), TA = 26°C	23	28		40 80	L.	8	8	46	ق ق		46 260	. 4. 4. j		
- Input Offset Current	lin(+) -1iN(-), TA = 25°C	2	10		2 15		25	8	£3	±30	_			16 ±50	
Input Common-Mode Voltage Range (Note 7)	V [†] 30 VDC. TA = 25°C	0	V ⁺ -1.5	0	γ- - γ	0	>	, -1.5		>		>	0	>	
Supplý Current	RL == VCC = 30V, (LM2902 VCC = 28V) RL == On All Op Amps One Eul Tanger Street Banes	1.5 0.7	3		1.5 3 0.7 1.2		0.7	2 -	1.5	1.2		1.5 3 0.7 1.2		0.7	1.2 mApc
Large Signet Voltage	V* 15 V _{DC} (For Large V _Q Swing) R ₁ > 2 kΩ, T _A = 25°C	50 100		2	9 <u>5</u>	12	100		50 100		26	901		8	_
Outent Voltage Sering	R1 = 2 kΩ TA - 26°C (LM2802 R1 ≥ 10 kΩ)	0	V*-1.5	0	V ⁺ -1.5	0 9	>	V ⁺ -1.8	0	V ⁺ -1.6	0	V*-1.5	0	- 1	V-1.9 VDC
Common-Mode Rejection Ratio	DC, TA * 25°C	70 86		70	12	18	8 8		70 85		88	70	3	٥	
Power Supply Hour Rejection Ratio	DC.TA = 25°C	65 100		.22	95	88	8		55 57		8	<u>8</u>	3	<u>s</u>	
Amplifier to-Amplifier Coupling (Note 8)	(f = 1 kHz to 20 kHz, TA = 25°C (Input Referred)	-120			-120		-120		-120	9		130		R	
Output Current Source	IVIN - 1 VOC. VIN - 0 VDC.			8	40	8	4		20 40		20		8	Q	MAD.
4.0	VIN = 1 VDC. VIN = 0 VDC. V*= 16 VDC. TA = 26°C VIN = 1 VDC. VIN = 0 VDC. TA = 25°C. VO = 200 MVDC.	5 23 8 8	•	5 5	66 30	2 2	2 2		10 20 12 60		12 0	22 50	2	R	mADC µADC
Short Circuit to Ground		\$	8	_	90		Q	8	40	8	_	90		8	MADC

LM224A/LM324A, LM2902

ener

PARAMETER				_	AACCALL	446		1 2000	•	1	\$CC28 1/76101	2		NC324		LM2902	~	•
	CONDITIONS	MIN TYP	•	XAX	MER	TYP MAX	* ×	Ž	MAX	Z	Ž	MAX	Z	TYP MAX	New	7	MAX	SE178
Input Offset Voltage	(Note 5)					-	_		ro.			1.7		6#			410	mVDC
Input Offset Voltage	RS = 0.0		7	2	_	8		-	8		~			1		7		מאליכ
Input Offset Current	-			8		8	-		75			∓100		1150		\$	∓300	PADC
Input Offset Current Drift			5	200	= '	10 200	_	2	300		0			2 ci		ō		PADC/°C
Input Bies Current	IN(+) or IN(-)		40	8	4	40 100	<u> </u>	\$	200		9	300		40 500	_	40	92	пADC
Input Common-Mode	v+=30 Vpc	0		٧2		72	-2 0		٧2	0		٧*-2	0	۷*-2	2 0		V+-2	202
Large Signal Voltage Gain	V ⁺ = +15 V _{DC} (For Large V _O Swing) R _{L≥ 2} kΩ	25			25		ī.			82			5	in name.	15			V/m/\
Output Voltage Swing VOH	V* = +30 VDC. RL = 2 kΩ	26			26		78			58			26		23	;		og ,
, vol.	RL≥10kΩ V*=5VDC, RL≤10kΩ	22	28 5	8	27 28	8	······································	28 29	2	2	28	20	22	28 5 20	23	34	100	v DC
Output Current Source Sink	VIN - +1 VDC, VIN - 0 VDC, V - 16 VDC VIN - +1 VDC, VIN + 0 VDC, V - 16 VDC	5 5	20		5 20 8 20		5 8	₽ ∞		01 P	20		10 5	2 B	O 10	8 %		mAbc mAbc
Differential Input Voltage	(Note 7)			g		32			g			32		32			8	267

Nees 1: For operating at high temperatures, the LM324/LM3244_LM2902 must be derated based on a +125°C maximum junction temperature and a thermal resistance of 175°C/W which applies for the device and earlies of the control of the design of all applies for the LM224/LM324A and LM124/LM124A can be derated based on a +150°C maximum junction temperature. The dissipation is the total of all four amplifiers—use external resistors, where possible, to allow the amplifier to saturate or to reduce the power which is dissipated in the integrated circuit.

Note 2: Short circuits from the output to V+ can cause excessive heating and eventual destruction. The maximum output current is approximately 40 mA independent of the magnitude of V+. At values of supply Note 31.7 This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward blased and thereby voltage in excess of +15 VDC, continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.

voltage level (or to ground for a large overchive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative. acting as input diode damps. In addition to this diode action, there is also lateral NPN peresitic transistor action on the IC chip. This transistor action can cause the output voltages of the operance to go to the V again returns to a value greater than $-0.3~{
m V}_{
m DC}$ (at $25^{\circ}{
m C}$).


Note 4: These specifications apply for V⁺ =+5 V_{DC} and -65°C ≤ T_A ≤ +125°C, unless otherwise stated. With the LM224/LM224A, all temperature specifications are limited to -25°C ≤ T_A ≤ +85°C, the LM324/LM324A temperature specifications are limited to 0°C ≤ T_A ≤ +70°C, and the LM3902 specifications are limited to -40°C ≤ T_A ≤ +86°C. Note 5: Vo at 1.4 VDC, Rs = 0.0 with V+ from 5 VDc to 30 VDc; and over the full input common-mode range (0 VDc to V+ - 1.5 VDc).

Nees 61. The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines. Note 7: The input common-mode voltage of either input signel voltage should not be allowed to go negative by more than 0.3V (at 26°C). The upper and of the common-mode voltage range is V* -1.5V, but either or both inputs can go to +32 V DC without damage (+28 V DC for LM2902).


Nose 81. Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitive increases at


Men. B 14e AD 180 H. P. ...

4



Typical Performance Characteristics (LM2902 only)





Application Hints

The LM124 series are op amps which operate with only a single power supply voltage, have true-differential inputs, and remain in the linear mode with an input common-mode voltage of 0 $V_{\rm DC}.$ These amplifiers operate over a wide range of power supply voltage with little change in performance characteristics. At $25^{\circ}{\rm C}$ amplifier operation is possible down to a minimum supply voltage of 2.3 $V_{\rm DC}.$

The pinouts of the package have been designed to simplify PC board layouts. Inverting inputs are adjacent to outputs for all of the amplifiers and the outputs have also been placed at the corners of the package (pins 1, 7, 8, and 14).

Precautions should be taken to insure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a test socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Large differential input voltages can be easily accommodated and, as input differential voltage protection diodes are not needed, no large input currents result from large differential input voltages. The differential input voltage may be larger than V⁺ without damaging the device. Protection should be provided to prevent the input voltages from going negative more than -0.3 V_{DC} (at 25°C). An input clamp diode with a resistor to the IC input terminal can be used.

To reduce the power supply current drain, the amplifiers have a class A output stage for small signal levels which converts to class B in a large signal mode. This allows the amplifiers to both source and sink large output currents. Therefore both NPN and PNP external current boost transistors can be used to extend the power capability of the basic amplifiers. The output voltage needs to raise approximately 1 diode drop above ground to bias the on-chip vertical PNP transistor for output current sinking applications.

For ac applications, where the load is capacitively coupled to the output of the amplifier, a resistor should


be used, from the output of the amplifier to ground to increase the class A bias current and prevent crossover distortion. Where the load is directly coupled, as in dc applications, there is no crossover distortion.

Capacitive loads which are applied directly to the output of the amplifier reduce the loop stability margin. Values of 50 pF can be accommodated using the worst-case non-inverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger load capacitance must be driven by the amplifier.


The bias network of the LM124 establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from 3 V_{DC} to 30 V_{DC}

Output short circuits either to ground or to the positive power supply should be of short time duration. Unit can be destroyed, not as a result of the short circuit current causing metal fusing, but rather due to the large increase in IC chip dissipation which will cause eventual failure due to excessive junction temperatures. Putting direct short-circuits on more than one amplifier at a time will increase the total IC power dissipation to destructive levels, if not properly protected with external dissipation limiting resistors in series with the output leads of the amplifiers. The larger value of output source current which is available at 25°C provides a larger output current capability at elevated temperatures (see typica performance characteristics) than a standard IC op amp

The circuits presented in the section on typical applications emphasize operation on only a single power supplivoltage. If complementary power supplies are available of the standard op amp circuits can be used. If general, introducing a pseudo-ground (a bies voltag reference of V⁺/2) will allow operation above and below this value in single power supply systems. Many application circuits are shown which take advantage of the wild input common-mode voltage range which include ground. In most cases, input biasing is not required an input voltages which range to ground can easily baccommodated.



2.179



Typical Single-Supply Applications (Continued) ($V^{+} = 5.0 \text{ V}_{\text{pd}}$) $\neq -2$ High Input Z Adjustable-Gain DC Instrumentation Amplifier Using Symmetrical Amplifiers to Reduce Input Current (General Concept) INPUT CURRENT COMPENSATION $V_{G} = 1 \cdot \frac{RRT}{R2} \left(V_{T} - V_{T} \right)$ As shown $V_0 = 101 (V_2 - V_1)$ Bridge Current Amplifier $v_0 \cdot v_{ext} \left(\frac{\epsilon}{2} \right) \frac{R_1}{R}$ Bandpass Active Filter 10 - 1 kHz Q - 25

TYPES SN5473, SN54H73, SN54L73, SN54LS73A, SN7473, SN74H73, SN74LS73A DUAL J-K FLIP-FLOPS WITH CLEAR

REVISED DECEMBER 1983

inge Options Include Plastic and

indable Texas Instruments Quality

In H73, and 'L73 contain two independent look with individual J-K, clock, and direct clear The '73, 'H73, and 'L73 are positive pulse dip-flops. J-K input is loaded into the master lock is high and transferred to the slave on the low transition. For these devices the J and K input be stable while the clock is high.

\$73A contain two independent negative-edge the flop-flops. The J and K inputs must be stable to time prior to the high to-low clock transition to table operation. When the clear is low, it is the clock and data inputs forcing the Q output the Q output high.

173A are characterized for operation over the 173A are characterized for operation over the 173Y temperature range of -55°C to 125°C. 17473, SN74H73, and the SN74LS73A are 17454 for operation from 0°C to 70°C.

SN5473, SN54H73, SN54LS73A... J OR W PACKAGE
SN54L73... J PACKAGE
SN7473, SN74H73... J OR N PACKAGE
SN74LS73A... D, J OR N PACKAGE
(1OP VIEW)

1CLK	U1411J
1CLR []2	¹i3 <mark>]] 1</mark> Q
1K口3	12/310
Vcc□4	i − 1iD GND
2CLK□5	10[] 2K
2CLR □6	9 20
2.J [] 7	8 7 20


'73, '1173, 'L73 FUNCTION TABLE

	INPUT	5		OUTF	UTS
ัติโก	CLK	Ĵ	К	Q	ā
i	X	×	×	Ī.	Н
11	N.	L.	t.	Oo	$\overline{\alpha}_{O}$
H	\mathcal{I} L	11	t.	Н	١.
11	ır.	t.	н	l L	H
34	JL	H	11	TOG	GLE


'LS73A FUNCTION TABLE

[INPU	S		OUTP	UTS
CLR	CLK	J	ĸ	a	ថ
Ţ.	×	×	×	L	H
11	1	t,	1.	oo	\overline{o}_{O}
н	1	н	L.	н	L
H	1	t	н	t.	H
11	1	11	++	TOG	GLE
H	н	х	X,	00,	o_0

FOR CHIP CARRIER INFORMATION.
CONTACT THE FACTORY





TYPES SN54L73, SN54LS73A, SN74LS73A DUAL J-K FLIP-FLOPS WITH CLEAR




'L73

'LS73A









3


TTL DEVICES



3-288

TEXAS
INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75285





num ratings over operating free-air température range (unless otherwise noted)

Witage, VCC (see Note 1)		 	 	 	7 V
mage: '73, 'H73, 'L73 , , ,		 			E E V
'LS73A	· · · · · · ·	 	 	 	7 V
free-air temperature range:	SN54'	 	 	 	- 55°C to 125°C
jæ.	SN 74'	 	 	 	0°C to 70°C
Imperature range		 	 		65°C to 150°C



recommended operating conditions

				SN547	3		SN74
V _{CC}	Supply voltage		MIN	NOM	MAX	MIN	NOM
'IH	High-level input voltage		4.5	5	5 5	4.75	-
VIL	Low-level input voltage		2			2	
ОН	High-level output current				0.8		-
OL	Low-level output current				- 0.4		
					16		
w	Pulse duration	CLK high	20			20	
		CLK fow	47			47	
su .	Input setup time before CLK1	CLA low	25			25	
	Input hold time data after CLK1		0			0	
			0			0	
	Operating free-air temperature		55		125	- 0	

electrical characteristics over recommended operating free-air temperature range (unless other

	RAMETER	1	EST CONDITION	ıs [†]	Ĺ	SN5473		1	SN747
VIK		VCC " MIN.	1 12		MIN	TYP#	MAX	MIN	
Voн		VCC " MIN,	V _{IH} " 2 V,				1.5		
•он		IOH * - 0.4 mA	VIH " 2 V.	VIL - 0.8 V.	2.4	3.4		2.4	3.4
VOL	j	VCC - MIN.	VIII - 2 V.	VIL - 0.8 V.				┼	
1,		IOL = 16 mA				0.2	0.4	İ	0.2
·	Jor K	V _{CC} = MAX,	V _I - 5.5 V				1	 	
Ч н	CLR or CLK	V _{CC} = MAX,	V _f = 2.4 V	Annual Control of the	1		40	 	
	J or K						80		
IL.	CLR	V _{CC} ≈ MAX,	V _I ≈ 0.4 V				- 1.6		1
	CLK	CC	VI * 0.4 V				- 3.2		
Os#		V _{CC} = MAX			J		- 3.2		
CC		VCC = MAX.	See Note 2	-	- 20		57	- 18	*
			oce Mote Z		1	10	20		10

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A + 25°C.

‡ Not more than one output should be shorted at a time.

NOTE 2: With all outputs open, I_{CC} is measured with the O and O outputs high in turn.

At the time of measurement, the clock input is grounded.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CON	IDITIONS	Min	TY
fmax						•••
^t PLH		ਨ			15	2
^t PHL	CLR	0	D 400			14
[†] PLH			R _L = 400 Ω,	Ct. ~ 15 pF		21
tPHL	CLK	OorO				11
man 7 maximum						21

Timex * maximum clock frequency; tpt.H.: propagation delay time, low-to-high level output; tpHL: propagation delay level output.

NOTE 3: See General Information Section for load circuits and voltage waveforms.

TEXAS Y INSTRUMENTS POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

<i></i>		1 3	SN54H7	3	1	N74H7	3	T
¢ ,		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
voltage		4.5	5	5.5	4.75	5	5.25	V
l Input voltage	The second secon	2			2			
Input voltage		-		0.8			0.8	V
output current		- 1		- 0.5		•	- 0.5	mA
d output current				20	1		20	mA
£ .	CLK high	12	•		12			
ration	CLK low	28			28	+		ns
	CLRIow	16			16			1
: tup time before CLK†	High-level data	0			0			
**************************************	Low-level data	0			0			ns
ld time, data after CLK I		0			0			ns
free-air temperature	Manager Advancement of the state of the stat	- 55		125	0		70	°c -
·								<u> </u>

racteristics over recommended operating free-air temperature range (unless otherwise noted)

TER	+	EST CONDITIO	Net		SN54H7	3	1	SN74H7	3	Ī
	`			MIN	TYP#	MAX	MIN	TYP\$	MAX	UNIT
.	VCC = MIN,	lį = 8 mA				1.5	1		- 1.5	V
	V _{CC} = MIN, I _{OH} = - 0.5 mA	V _{1H} = 2 V,	VIL - 0.8 V	2.4	3.4	***************************************	2.4	3,4		v
	V _{CC} = MIN, I _{OL} = 20 mA	VIH - 2 V.	V _{IL} - 0.8 V,		0.2	0.4		0.2	0.4	v
3	VCC - MAX.	V ₁ ~ 5.5 V				1	 		1	mĀ
OF CLK	V _{CC} = MAX,	V ₁ = 2.4 V	Address of the second s			50			50	μΑ
or CLK	V _{CC} = MAX,	V ₁ = 0.4 V	Marie Sept of PRE'S, Son acceptable Marie or springers, made a			100 - 2			100 - 2	
(in the second						4			- 4	mA
(r)	V _{CC} = MAX			40		- 100	- 40		- 100	mA
k.	V _{CC} = MAX,	See Note 2			16	25	1	16	25	mA

mown as MIN or MAX, use the appropriate value specified invervacommended operating conditions.

Mare at V_{CC} = 5 V, T_A = 25°C.

Me output should be shorted at a time, and the duration of the short circuit should not exceed one second.

ecteristics, VCC = 5 V, TA = 25°C (see note 3)

4							
FROM	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT],
2			25	30		MHz	1
CLR	<u> </u>			6	13	ns	1
CEN	a	RL ~ 280 Ω, CL ~ 25 pF		12	24	ns	1
CLK	0000			14	21	ns	1
	L .			22	27	D\$	1



POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

eminolavaw agailov bita asicolina

Su	50	SI			7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	se2 goitemoint l
su	50	91		HISTORY OF THE DE	D to D	
ZHV		SÞ	30	u[*2kΩ, C; *150F	2.0	CLR or CLK
TIN	XAM	qvī	NIM		ļ	
L		47.1	14114	1EST CONDITIONS	(TU9TUO)	(TU9NI)
					01	MORT

ecteristics, VCC = 5 V, TA = 25°C (see note 3)

devices where state commutation can be caused by shorting an output to ground, an equivalent test may be parformed \$2.25 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced their stated values.

the st VCC = B V, T_A = SS°C.

The short should be shorted at a time, and the duration of the short circuit should not exceed one second.

The short be shorted at a time, and the duration of the short circuit should not exceed one second.

The short be shorted with the O and O outputs high in turn. At the time of measurement, the clock input is

	ΑE	487641	NS	A	12452		Į Si	EST CONDITION		W
TINU	XYM			XAM	‡4YT	NIW		Am 81 - " 11	VCC = MIN,	
^	8.1			B.1 -			AVW - IIA	VIH = 2 V.	VCC = MIN,	
		3.4	7.5		13.4	2.5	Over 11.		Am 4.0 - " HO!	
							VIH = 2 V,	VIL - MAX,	VCC * 4 mA	
	b. 0	92.0		h.O	92.0			XVW - IIV	VCC = MIN,	
^	30	98.0					'A Z = HIA	,X∧M ~ JIV	Vm 8 = 101	
	8.0	00:0		 						
	1.0			10				16-11	VCC = MAX,	
Αm	6.0			5.0						
	4.0			P.O.						
	50			OZ				V 7.2 = 1V	VCC * MAX,	۰
Αu	09			09						-
	08			08				V N.O = 1V	VCC = MAX,	רג
Αm	8.0 -			8.0 -					VCC = MAX,	_
VIII	8.0 -	_	- 30			- 50		See Note 4	VCC = MAX,	<u> </u>
Αm	 	<u> </u>		9	Þ		l	See Note 2	MIN or MAX, use the	

(beton sziwrethe szelnu) egner etuterequet is-eett griffe

	AS	174157	NS	ΑE	257451	NS
LINU	XAM	WON	NIM	XAM	WON	
	52.2	g	81.A	g.c	S	S'V
			7			7
^_	8.0			7.0		
Αш	4.0 -			10-		
Αm	8			b		
MHZ	30	*	0	30		0
	<u> </u>	Α.	. 50			50
\$u			50			SZ
	 		50			50
SLI	 		50			50
	·		_ 0			0
	0/		0	152		99 -

eperating conditions

TYPES SUSALS73A, SU74LS73A DUAL J-K FLIP-FLOPS WITH CLEAR