

# MICROCONTROLLER BASED DIGITAL POWER MONITOR

*Project Report*

SUBMITTED BY :

P-1328

**Chithra .K**

**Devi Suganya .K .P**

**Lakshmi .U**

**Saradhamani .K**

Under the Guidance of :

**Mrs. H. Mangalam, M.E.,**


Senior Lecturer

Submitted in partial fulfilment of the  
requirements for the award of the Degree of

**BACHELOR OF ENGINEERING**

in **ELECTRONICS AND COMMUNICATION ENGINEERING** of the

**BHARATHIAR UNIVERSITY, Coimbatore.**



Department of Electronics and Communication Engineering

**Kumaraguru College of Technology**

Coimbatore-641 006

# **Sri Lanka Open University**

Colombo - 64 006

Department of Electronics and Communication Engineering

## **Certificate**

This is to Certify that the Report entitled  
**"MICROCONTROLLER BASED DIGITAL POWER MONITOR"**  
has been submitted by

Ms Shirani E. Jayasinghe

In partial fulfillment of the requirements for the award of Degree of Bachelor of Engineering in the Electronics and Communication Engineering Branch, of the Sri Lanka Open University, Colombo - 64 006 during the academic year 1996-97.

H. M. Jayasinghe  
(Guide)

W. S. Jayasinghe  
(Head of Department)

Certified that the Candidate was Examined by us in Project Work by Oral Examination held on 10. 4. 97 and the University Register Number is 9327DC 212, 9327DC 213, 9327DC 214, 9327DC 215

W. S. Jayasinghe  
(Internal Examiner)

W. S. Jayasinghe  
(External Examiner)

# Acknowledgement

We take great pleasure to acknowledge the efforts of several individuals who have contributed to the development of our project.

We are solemnly indebted to the college Management for providing us many facilities for our project work. We express our gratitude to our Principal, Dr. S. Subramanian B.E., M.Sc., (Engg.), Ph.D., for the ample facilities provided to us for carrying out our project work.

It is indeed a matter of great pleasure to thank our Head of the Department, Professor. M. Ramasamy M.E., M.I.S.T.E., M.I.E.E.E. (USA), M.I.E., C. (Engg.), who extended us kind co-operation and continued support during the course of our project work.

We express our sincere thanks to our guide, Mrs. H.Mangalam M.E., for her illustrious guidance and unflinching support during the entire course of our project.

We are indebted to Mr. K. Thillai Senthil Prabhu Manager, R&D Department, MAK Controls for his technical expertise and valuable support in guiding us for the successful completion of our project.

We would like to express our lasting gratitude to our advisor Miss. A.Vasuki M.E., and all staff members of our department. We would also like to thank Mr. Sridhar Babu and other staff of MAK controls for their timely help, guidance and co-operation extended during the course of our project.

CHITHRA .K.

DEVI SUGANYA .K.P.

# Synopsis

## **MICROCONTROLLER BASED DIGITAL POWER MONITOR**

This project is aimed at developing a digital power monitor employing the Intel 8097BH Microcontroller which is reliable and accurate. The device can measure voltages, currents, powerfactor, frequency, power, voltampere and energy consumed in number of units.

The inputs to the Microcontroller are obtained from voltage and current sensing circuits. Precision rectifier and Signal conditioning circuits are used. Frequency and power factor are obtained by applying pulse waveforms to the High speed I/O unit. Voltages applied to the controller are converted to digital waveforms using the built in A/D converter. Power, Voltampere and number of units are computed using software.

The display used here is 2 rows x 16 columns LCD which is interfaced with the system.

The project has been mainly designed for satisfying the needs of the three phase users to get accurate results. This objective has been successfully achieved by our proposed power monitor.

# Contents

	PAGE NO
1. INTRODUCTION	1
2. CHOICE OF MICROCONTROLLER	6
3. SYSTEM DESCRIPTION	10
4. MICROCONTROLLER 8097	14
5. SUPPORTING ICS	41
6. DISPLAY AND KEYBOARD SECTION	56
7. WORKING OF THE ENTIRE SYSTEM	63
8. SOFTWARE DESCRIPTION	77
9. FUTURE ENHANCEMENTS	106
10. CONCLUSION	107
COST ESTIMATION	108
BIBLIOGRAPHY	109
APPENDIX	110
PHOTOGRAPHS	137

# INTRODUCTION

neral

There has been rapid changes in technology all over the world. This advancement of science and technology is dependent largely upon a parallel progress in measurement techniques. One of the quickest ways to assess the Science and Technological progress in a nation is to examine the measurement techniques used. As these measurements go hand in hand with revenue and also as it forms an integral part of the nation's financial status, this meter should be fairly accurate. The power consumed by such meters must also be reduced.

Considering all these requirements and also taking into account the errors and disadvantages of the conventional meters that are in use, the development of a digital power monitor with greater accuracy, reliability and flexibility has been attempted in this project.

In any industry monitoring and analysing the power consumption of the machineries as well as the products are very very essential to improve the product quality, life span of the products and reduction in power bills.

Microcontroller based power monitor is a power equipment meant for the monitoring of various parameters and helps for maximum utilisation of power at minimum energy cost.

This is a compact and portable equipment which provides built-in monitoring, display and recording facilities. This helps in recording voltage, current, frequency and power factor to study fluctuations in the mains supply.

## ient Features

1. Voltage Display
2. Current Display
3. Frequency Display
4. Power Factor Display
5. KW Display
6. KVA Display
7. Display of Units of energy Consumed.

## Power Monitor

Power Monitor is a device which is used to measure a variety of parameters - voltages, currents, frequency, power factor, power, volt-ampere and number of units.

The conventional device consists of a panel board with separate meters integrated together to measure all these parameters.

Most of these meters incorporate a pointer which moves over a scale to indicate the quantity. Mainly 3 torques are involved.

### Deflecting Torque :

The deflecting or operating torque ( $T_d$ ) is produced by utilising any one of the effects like magnetic effect, electrodynamic effect, electromagnetic effect or electrostatic effect. The deflecting torque causes the moving system to move from its 'zero' position.

## **Controlling Torque :**

The deflection of the moving system would be indefinite if there were no controlling or restoring torque. This opposes the deflecting torque and the pointer is brought to rest at a position where both are numerically equal. This torque is obtained by spring or by gravity.

## **Damping Torque**

This acts on the moving system only when it is moving and always opposes its motion. If this is not present, pointer will oscillate about its final deflected position for some time before coming to rest.

The conventional energy meter has a brake magnet that induces eddy currents in the disc which revolves continuously. But there are some errors introduced in this case like,

- (a) Phase Errors.
- (b) Friction compensation and creeping Error.

## **Advantages and limitations of conventional meters :**

The necessity of the evolution of an alternative for the already existing meter can be clearly understood when following limitations are considered.

1. The meter requires certain minimum amount of power from the signal source for operation. Hence cannot be used for low power measurement.
2. Pointer type indicators can cause human errors in measurements.



3. Presence of moving parts like discs cause friction losses.
4. Power factor variations are not accounted for.
5. Due to magnetic drag and deteriorating nature of magnetic parts, they require calibration once in five years.
6. Needs more space due to presence of mechanical and electrical components which are bulky.
7. Wear and tear causes degradation in accuracy.
8. One main disadvantage is that the meter readings can be altered by illegal means.

#### **Microcontroller based power monitor :**

The proposed meter is a completely digital instrument and hence has the inherent advantages of a digital circuit. The signal source is not loaded as the electronic circuit provides high input impedance which is essential to reduce error. The measuring system incorporated has the additional advantage of numerical readout. Hence it reduces human errors in reading and increases reading speed.

The meter employs simple circuit for voltage and current sensing. The computations for power and the number of units is done using software. Frequency and power factor are measured directly. This is possible with the help of the 8097 microcontroller which has a built-in A/D converter in it. This has eight channels and out of these, six are employed here for the 3 phase currents and voltages.

#### **Advantages :**

This meter has an edge over all existing meters. It is well suited for

1. Use of electronic components has greatly reduced the amount of power required.
2. Use of 8097 microcontroller has increased the reliability and flexibility.
3. Wide range of operating voltages and currents can be handled by software and hardware adjustments.
4. Accuracy has been greatly improved.
5. Since there are no rotating or moving parts, frictional errors have been completely eliminated.
6. Use of LCD display has reduced the power requirements.
7. Future expansion is easily possible
8. Light weight.

# CHOICE OF MICROCONTROLLER

General

As the heart of the system revolves around the microcontrollers and units computation is done using software, a general understanding of architecture, instruction sets and comparison with other microcontrollers is essential.

A single chip micro-computer, of which microcontrollers are a subset, is a single integrated circuit that contains the five essential elements of a computer: input, output, memory, ALU and a control unit. The main difference among the various models is the type of on-chip program storage, the two options being no program ROM or some bytes of EPROM.

A major architectural difference among microcontrollers and computers in general is the method of accessing I/O ports. The three different approaches are memory mapped I/O, separate I/O and I/O processors. In memory mapped I/O all the I/O is performed as if the I/O devices were memory addresses. In separate I/O, in addition to a Read/Write control line there is an I/O / memory control line.

Another important feature is that most microcontrollers have versatile timers that can be configured in real time by writing appropriate codes to control registers. The timers can be reprogrammed as to the duration that they will measure, type of interrupt, and whether they will reload and continue to time the next period automatically. They can also be reconfigured, to act as event counters or to count the duration between transitions on the inputs.

Some Microcontroller's make provision for external memory, others providing the possibility of adding external memory. If external memory is not present, it is convenient to erase and reprogram on-chip EPROM program memory.

Thus some of the benefits that arise from having a one chip microcontroller are :

1. Small size and power for the controller portion in an instrument.
2. The opportunity to identify one chip as a kernel for the digital portion of an instrument for test purposes.
3. The definition of an efficient instruction set.

### Comparison of various microcontrollers

An illustration of a variety of microcontrollers available from INTEL are given below :

Chip	RAM	ROM/EPROM EAROM/EEPROM	CLOCK (Microsec)	I/O Ports	A/D	Timers
Intel 8021	64	1024 (ROM)	2.5	2 x 8 1 x 4	-	2
Intel 8022	64	2048 (ROM)	2.5	3 x 8	-	2
Intel 8035	64	-	2.5	3 x 8	-	2
Intel 8039	128	-	1.4	3 x 8	-	2
Intel 8041	64	1024 (ROM)	2.5	3 x 8	-	2
Intel 8048	64	1024 (ROM)	2.5	3 x 8	-	2
Intel 8748	64	1024 (EPROM)	2.5	3 x 8	-	2

Model 8049	64	2048 (ROM)	1.4	3 x 8	-	2
Model 8Y031	128	-	1	4 x 8	-	2
Model 8051	128	4096 (ROM)	1	4 x 8	-	2
Model 8751	128	4096 (EPROM)	1	4 x 8	-	2
Model 8097	232	8192 (EPROM)	0.166	5 x 8	1	2

### Selection :

It is indeed a great task in selecting a particular controller for our needs from the wide range of microcontroller's available today.

Of all these microcontrollers, a final choice was made on 8097 as this has been designed to be an efficient controller as well as an arithmetic processor.

### Specifications :

#### Input :

Nominal Potential Transformer Input : 440 V

Nominal Current Transformer Input : 5 Amps.

#### Power supply :

Voltage : 440 V + 10%

Frequency : 50 Hz + 6%

Power consumption : 20 watts approximately

#### Frequency Measurement :

Resolution : 0.01 Hz

Method : Reciprocal calculation.

Overall Accuracy : Less than 0.5% of full scale.

board

Type : Fully sealed, tactile Keyboard

No : of keys : 2

play

Type : LCD display - 2 rows, 16 characters in each row.

status Indicators

Power indicator : Mains on LED.

# SYSTEM DESCRIPTION

## Introduction

The general block diagram of the system is as shown in figure 3.1. It consists of the following blocks :

1. Power supply
2. Transformers
3. Precision Rectifier and Signal Conditioning Circuits
4. Frequency measurement and power factor detection circuits.
5. Controller
6. Keyboard & Display system

## System Description

A general description about the system is given below with specifications.

### Power Supply :

A transformer is used for providing the required voltages to the power supply. Power monitor requires different supply Voltages :

- (a) 5V for Microcontroller and associated circuits.
- (b) + 5V, - 5V, + 8V, - 8V for signal conditioner.

For providing these voltages, voltage regulators are used. They are three terminal voltage regulators of the series 78xx and 79xx provided with heat sinks.

### Transformers

The transformers are used for Voltage and Current sensing.

Voltage sensing :-

Potential transformers are used for voltage sensing. They step down three phase voltages to 5V. An output of 5V is produced for 400V rms.

Current sensing :-

Current transformers are used for current sensing. A voltage proportional to the current consumed by the load is to be developed in the current sensing circuit. For this we use resistors. This circuit produces an output of 5V peak for a maximum load current of 5 Amperes

### **Precision Rectifier and Signal Conditioning Circuits :**

The inputs to these sections come from the transformer outputs. Both sections use operational amplifiers. The Op - Amp used is LM124, which is internally frequency compensated.

The precision rectifier converts the alternating voltage to a DC voltage. Since the diode is used in feedback path of the OP-Amp the cut-in voltage of the diode does not pose a problem.

The signal conditioning circuit employs Zero crossing detectors to convert the outputs of the precision rectifier to a digital form. There are two such circuits used. One for the voltage O/P and one for the current O/P.



p-1328

### **Frequency measurement and Power factor detection circuits**

Frequency measurement is done by using Zero crossing detector. The signal input is converted into a pulse waveform. The rising edge and trailing edge are noted and difference is found to get the high time. The difference between the trailing edge and rising edge gives low time. The sum gives the time period. The reciprocal being equal to the frequency.



Power factor is got by finding the difference in position of the rising edges of the current and voltage waveforms. From the principle that one period corresponds to  $360^\circ$ , the angle corresponding to the difference in positions is found. Cosine of the angle gives power factor.


### **Microcontroller :**

The Controller used here is the 8097 with built in RAM, EPROM, timers, and A/D Converter with eight channels. This forms the heart of the circuit. It is a 16 bit Intel chip. The built in A/D converter helps in measuring the voltages and currents by converting the incoming signals to digital form. The High speed input/output units also play an important role in measuring frequency and power factor. The other parameters are computed by using the efficient instruction set.

### **Keyboard & Display system**

A user friendly keyboard with display is provided to interface with the real world.

The display used is the LCD display. It has 2 rows and 16 characters in each row. The various parameters are displayed using pageup key. Three phase voltage, currents, power factor, KW, KVA, energy consumed and frequency are displayed.



TITLE	MICROCONTROLLER BASED DIGITAL POWER MONITOR
SIZE	DOCUMENT NUMBER
REV	A
DATE	MARCH 21, 1987
SHEET	1 of 1

Fig 3.1

# MICROCONTROLLER 8097

## roduction :

The heart of the system and the software computation revolves around the microcontroller.

Some benefits that arise from having a one-chip microcontroller are as follows :

- (i) Small size and power for the controller portion of an instrument.
- (ii) The opportunity to identify one chip as a kernel for the digital portion of an instrument for test purposes.
- (iii) The definition of an efficient instruction set.

## lection :

It is indeed a great task in selecting a particular controller for our needs from the wide range of Microcontroller's available today.

Of all these microcontrollers, a final choice was made on 8097 as this has been designed to be an efficient controller as well as an arithmetic processor.

The 8097BH can be separated into several sections for the purpose of describing its operation. There is a 16-bit CPU, a programmable High Speed I/O unit, an analog to digital converter, a serial port, and a Pulse Width Modulated (PWM) output for digital to analog conversion. In addition to these functional units, there are some sections which support overall operation of the chip such as the clock generator. The CPU and the programmable I/O

## U OPERATION

The major components of the CPU on the 8097BH are the Register File and the RALU. Communication with the outside world is done through either Special Function Registers (SFRs) or the Memory Controller. The RALU (Register/Arithmetic Logic Unit) does not use an accumulator, it operates directly on the 256-byte register space made up of the Register File and the SFRs. Efficient I/O operations are possible by directly controlling the I/O through the SFRs.

## U Buses

A "Control Unit" and two busses connect the Register File and RALU. Figure 4.1. shows the CPU with its major bus connections. The two busses are the "A-Bus" which is 8-bits wide, and the "D-Bus" which is 16-bits wide. The D-Bus transfers data only between the RALU and the Register File or Special Function Registers (SFRs). The A-Bus is used as the address/data bus connecting to the "Memory Controller". Any access of either the internal ROM or external memory are done through the Memory Controller.

Within the memory controller is a slave program counter (Slave PC) which keeps track of the PC in the CPU. By having most program fetches from memory referenced to the slave PC, the processor saves time as address information does not have to be sent to the memory controller. If the address jumps to a new instruction sequence then the slave PC is loaded with a new value and processing continues. Data fetches from memory are also done through the memory controller, but the slave PC is bypassed for this operation.

## CPU Register File

The Register File contains 232 bytes of RAM which can be accessed as bytes, words, or double-words. Since each of these locations can be used by the RALU, there are essentially 232 "accumulators". The first word in the Register File is reserved for use as the stack pointer so it cannot be used for data when stack manipulations are taking place. Address for accessing the Register File and SFRs are temporarily stored in two 8-bit address registers by the CPU hardware.

## ALU Control

Instructions to the RALU are taken from the A-Bus and stored temporarily in the instruction register. The Control Unit decodes the instructions and generates the correct sequence of signals to have the RALU perform the desired function.

## ALU

Most calculations performed by the 8097BH take place in the RALU. The RALU, contains a 17-bit ALU, the Program Status Word (PSW), the Program Counter (PC), a loop counter, and three temporary registers. All of the registers are 16-bits or 17-bits (16+Sign extension) wide. Some of the registers have the ability to perform simple operations to off-load the ALU.

## Internal Timing

The 8097BH requires an input clock frequency of between 6.0 MHz and 12 MHz to function. This frequency can be applied directly to XTALI. Alternatively, since XTALI and XTAL2 are inputs and outputs of an inverter, it is also possible to use a crystal to generate the clock.

The crystal or external oscillator frequency is divided by 3 to generate the three internal timing phases. Each of the internal phases repeat every 3 oscillator periods : 3 oscillator periods are referred to as one "state time", the basic time measurement for 8097BH operations. Most internal operations are synchronized to either with A, B or C, each of which have a 33% duty cycle. Phase A is represented externally by CLKOUT, a signal available on the 68-pin part. Phases B and C are not available externally. The  $\overline{\text{RESET}}$  line can be used to start the 8097BH at an exact time to provide for synchronization of test equipment and multiple chip systems.

## MEMORY SPACE

The addressable memory space on the 8097BH consists of 64K bytes, most of which is available to the user for program or data memory. Locations which have special purposes are 0000H through 00FFH and 1FFEH through 0080H. All other locations can be used for either program or data storage or for memory mapped peripherals. A memory map is shown in Figure 4.2.

## Register File

Locations 00H through 0FFH contain the Register File and Special Function Registers, (SFRs). No code can be executed from this internal RAM section. If an attempt to execute instructions from locations 000H through 0FFH is made, the instructions will be fetched from external memory. This section of external memory is reserved for use by Intel development tools. Execution of a nonmaskable interrupt (NMI) will force a call to external location 0000H, therefore, the NMI and TRAP interrupt are also reserved for Intel development tools.

The RALU can operate on any of the 256 internal register locations. Locations 00H through 17H are used to access the SFRs. Locations 18H and 19H contain the stack pointer. These are not SFRs, and may be used as standard RAM if stack operations are not being performed. The stack pointer must be initialized by the user program and can point anywhere in the 64K memory space. The stack builds down. There are no restrictions on the use of the remaining 230 locations except that code cannot be executed from them.

### Special Function Registers

All of the I/O on the 8097BH is controlled through the SFRs. Many of these registers serve two functions; one if they are read from, the other if they are written to.

There are several restrictions on using special function registers. Neither the source or destination addresses of the Multiply and Divide instructions can be a writable special function register.

These registers may not be used as base or index registers for indirect or indexed instructions.

These registers can only be accessed as bytes unless otherwise specified in Figure 4.3. Note that some of these registers can only be accessed as words, and not as bytes.

Within the SFR space are several registers labeled "RESERVED". These registers are reserved for future expansion and test purposes. Operations should not be performed with these registers as reads from them and writes to them may produce unexpected results. For example, in some versions of the 8097BH writing to location 0CH will set both timers to 0FFXH, This may not be the case in future products, so it should not be used.

## Power Down

The upper 16 RAM locations (0F0H through 0FFH) receive their power from the  $V_{PD}$  pin. If it is desired to keep the memory in these locations alive during a power down situation, one need only keep voltage on the  $V_{PD}$  pin. The current required to keep the RAM alive is approximately 1 milliamp. To place the 8097BH into a power down mode, the  $\overline{RESET}$  pin is pulled low. To bring the 8097BH out of power down,  $\overline{RESET}$  is held low while  $V_{CC}$  is applied.

## Reserved Memory Spaces

The locations marked "Reserved" are reserved by Intel for use in testing or future products. They must be filled with the Hex value FFH to insure compatibility with future parts.

Locations 1FFE<sub>H</sub> and 1FFF<sub>H</sub> are reserved for Ports 3 and 4 respectively. This is to allow easy reconstruction of these ports if external memory is used in the system. If ports 3 and 4 are not going to be reconstructed, these locations can be treated as any other external memory location. The 9 interrupt vectors are stored in locations 2000<sub>H</sub> through 2011<sub>H</sub>.

Locations 2012<sub>H</sub> through 2017<sub>H</sub> are reserved for future use. Location 2018<sub>H</sub> is the Chip Configuration byte. The Jump-To-Self opcodes at locations 201A<sub>H</sub> and 201B<sub>H</sub> are provided for EPROM programming. Locations 2020<sub>H</sub> through 202F<sub>H</sub> are the security key used with the ROM Lock feature which will be discussed in the next section. All unspecified addresses in locations 2000<sub>H</sub> through 207F<sub>H</sub>.

## Internal ROM and EPROM

When a ROM part is ordered, or an EPROM part is programmed, the



the interrupt vectors, Chip Configuration Register and Security Key in locations 2020H through 202FH.

Instruction and data fetches from the internal ROM or EPROM occur only if the part has a ROM or EPROM,  $\overline{EA}$  is tied high, and the address is between 2000H and 3FFFH. At all other times data is accessed from either the internal RAM space or external memory and instructions are fetched from external memory. The  $\overline{EA}$  pin is latched on  $\overline{RESET}$  rising.

### Memory Controller

The RALU talks to the memory (except for the locations in the register file and SFR space) through the memory controller which is connected to the RALU by the A-Bus. Since the A-Bus is eight bits wide, the memory controller uses a slave Program Counter to avoid having to always get the instruction location from the RALU. This slave PC is incremented after each fetch. When a jump or call occurs, the slave PC must be loaded from the A-Bus before instruction fetches can continue.

In addition to holding a slave PC, the memory controller contains a 4-state queue to help speed execution. This queue is transparent to the RALU and to the user unless wait states are forced during external bus cycles. The instruction execution times show the normal execution times with no wait states added and the 16-bit bus selected. Reloading the slave PC and fetching the first byte of the new instruction stream takes 4 state times.

### System Bus

There are several operating modes on the 8097BH. The standard bus mode uses a 16-bit multiplexed address/data bus. Other bus modes include

an 8-bit mode and a mode in which the bus size can dynamically be switched between 8-bits and 16-bits. In addition, there are several options available in the type of control signals used by the bus.

In the standard mode, external memory is addressed through lines  $AD_0$  through  $AD_{15}$  which form a 16-bit multiplexed (address/data) data bus. These lines share pins with I/O Ports 3 and 4. The falling edge of the Address Latch Enable (ALE) line is used to provide a clock to a transparent latch (74LS373) in order to demultiplex the bus. Since the 8097BH's external memory can be addressed as either bytes or words, the decoding is controlled with two lines, Bus High Enable ( $\overline{BHE}$ ) and Address/Data Line 0 ( $D_0$ ).

## TIMINGS

Figure 4.4 shows the idealized waveforms related to the following description of external memory manipulations. When an external memory access begins, the address latch enable (ALE) line rises, the address is put on  $D_0$ - $AD_{15}$  and  $\overline{BHE}$  is set to the required state. ALE then falls, the address is taken off the pins, and the  $\overline{RD}$  (Read) signal goes low. When  $\overline{RD}$  falls, external memory should present its data to the 8097BH.

## READ

The data from the external memory must be on the bus and stable for a minimum of the specified set-up time before the rising edge of  $\overline{RD}$ . The rising edge of  $\overline{RD}$  latches the information into the 8097BH. If the read is for data, the INST pin will be low when the address is valid, if it is for an instruction the INST pin will be high during this time.

## WRITE

Writing to external memory requires timings that are similar to those required when reading from it. The main difference is that the write ( $\overline{WR}$ ) signal is used instead of the  $\overline{RD}$  signal. The timings are the same until the falling edge of the  $\overline{WR}$  line. At this point the 8097BH removes the address and places the data on the bus. When the  $\overline{WR}$  line goes high the data should be latched to the external memory.

## READY

A ready line is available on the 8097BH to extend the width of the RD and WR pulses in order to allow access of slow memories or for DMA purposes. If the READY line is low by the specified time after ALE falls, the 8097BH will hold the bus lines to their values at the falling edge of CLKOUT. When the READY line rises the bus cycle will continue with the next falling edge of CLKOUT.

## BUS WIDTH

The 8097BH external bus width can be run-time configured to operate as a standard 16-bit multiplexed address/data bus, or as an 8051 style 16-bit address/8-bit data bus.

## SOFTWARE OVERVIEW

### Operand Types

1. BYTES

2. WORDS

3. SHORT-INTEGERS

4. INTEGERS

5. BITS

6. DOUBLE-WORDS

7. LONG-INTEGERS

## PERAND ADDRESSING

- . REGISTER-DIRECT REFERENCES
- . INDIRECT REFERENCES
- . INDIRECT WITH AUTO-INCREMENT REFERENCES
- . IMMEDIATE REFERENCES
- . SHORT-INDEXED REFERENCES
- . LONG-INDEXED REFERENCES
- . ZERO REGISTER ADDRESSING
- . STACK POINTER REGISTER ADDRESSING

## Program Status Word

The program status word (PSW) is a collection of Boolean flags which retain information concerning the state of the user's program.

## INTERRUPT FLAGS

The lower eight bits of the PSW are used to individually mask the various sources of interrupt to the 8097BH. A logical '1' in these bit positions enables the servicing of the corresponding interrupt. The mask bits can be accessed as an eight bit byte (INT-MASK-address 8) in the on-board register file. Bit 9 in the PSW is the global interrupt disable. If this bit is cleared then all interrupts will be locked out except for the Non Maskable Interrupt (NMI). Note that the various interrupts are collected in the INT - PENDING register even if they are locked out.

## CONDITION FLAGS

The remaining bits in the PSW are set as side effects of instruction execution and can be tested by the conditional jump instructions.

Z. The Z (Zero) flag is set to indicate that the operation generated a

result equal to zero. For the add-with-carry (ADDC) and subtract-with-borrow (SUBC) operations the Z flag is cleared if the result is non-Zero but is never set. These two instructions are normally used in conjunction with the ADD and SUB instructions to perform multiple precision arithmetic.

**N.** The N (Negative) flag is set to indicate that the operation generated a negative result. Note that the N flag will be set to the algebraically correct state even if the calculation overflows.

**V.** The V (overflow) flag is set to indicate that the operation generated a result which is outside the range that can be expressed in the destination data type. For the SHL, SHLB and SHLL instructions, the V flag will be set if the most significant bit of the operand changes at any time during the shift.

**VT.** The VT (Overflow Trap) flag is set whenever the V flag is set but can only be cleared by an instruction which explicitly operates on it such as the CLRVT or JVT instructions. The operation of the VT flag allows for the testing for a possible overflow condition at the end of a sequence of related arithmetic operations.

**C.** The C (Carry) flag is set to indicate the state of the arithmetic carry from the most significant bit of the ALU for an arithmetic operation or the state of the last bit shifted out of the operand for a shift. Arithmetic Borrow after a subtract operation is the complement of the C flag.

**ST.** The ST (STicky bit) flag is set to indicate that during a right shift a 1 has been shifted first into the C flag and then been shifted out. The ST flag is undefined after a multiply operation. The ST flag can be used along with the C flag to control rounding after a right shift.

## INTERRUPT STRUCTURE

There are 21 sources of interrupts on the 8097BH. These sources are gathered into 8 interrupt types. Each of the eight types of interrupts has its own interrupt vector. In addition to the 8 standard interrupts, there is a TRAP instruction which acts as a software generated interrupt.

The programmer must initialize the interrupt vector table with the starting address of the appropriate interrupt service routine. Three registers control the operation of the interrupt system : Interrupt Pending, Interrupt Mask and the PSW which contains a global disable bit.

## TIMERS

Two 16-bit timers are available for use on the 8097BH. The first is designated "Timer 1", the Second, "Timer 2". Timer 1 is used to synchronize events to real time, while Timer 2 can be clocked externally and synchronizes events to external occurrences.

### Timer 1

Timer 1 is clocked once every eight state times and can be cleared only by executing a reset. The only other way to change its value is by writing 000CH but this is a test mode which sets both timers to 0FFFXH and should not be used in programs.

### Timer 2

Timer 2 can be incremented by transitions (one count each transition, rising and falling) on either T2CLK or HSI.1. The multiple functionality of the timer is determined by the state of I/O Control Register 0, bit 7 (IOC0.7). To

Ensure that all CAM entries are checked each count of Timer 2, the maximum transition speed is limited to once per eight state times. Timer 2 can be cleared by : executing a reset, by setting IOC0.1, by triggering HSO channel 0, by pulling T2RST or HSI.0 high.

### **Timer Interrupts**

Both Timer 1 and Timer 2 can be used to trigger a timer overflow interrupt and set a flag in the I/O Status Register 1 (IOS1). The interrupts are controlled by IOC1.2 and IOC1.3 respectively. The flags are set in IOS1.5 and IOS1.4,

### **Timer Related Sections**

The High Speed I/O unit is coupled to the timers in that the HSI records the value on Timer 1 when transitions occur and the HSO causes transitions to occur based on values of either Timer 1 or Timer 2. The baud rate generator can use the T2CLK pin as input to its counter, a complete listing of the functions of IOS1, IOC0, and IOC1

### **HIGH SPEED INPUTS**

The High Speed Input Unit (HSI), can be used to record the time at which an event occurs with respect to Timer1. There are 4 lines (HSI.0 through HSI.3) which can be used in the mode and up to a total of 8 events can be recorded. HSI.2 and HSI.3 are bidirectional pins which can also be used as HSO.4 and HSO.5. The I/O Control Registers (IOC0 and IOC1) are used to determine the functions of these pins. A block diagram of the HSI unit is shown in Figure 4.5

### **HSI Modes**

There are 4 possible modes of operation for each of the HSI pins. The

HSI mode register is used to control which pins will look for what type of events. The 8-bit register is set up as shown in Figure.

## HSI FIFO

When an HSI event occurs, a 7 x 20 FIFO stores the 16 bits of Timer 1 and the 4 bits indicating which pins had events. It can take up to 8 state times for this information to reach the holding register. For this reason, 8 state times must be allowed between consecutive reads of HSI-TIME. When the FIFO is full, one additional event, for a total of 8 events, can be stored by considering the holding register part of the FIFO. If the FIFO and holding register are full, any additional events will not be recorded.

## HSI Interrupts

Interrupts can be generated by the HSI unit in three ways; two FIFO related interrupts and 0 to 1 transitions on the HSI.0 Pin. The HSI.0 pin can generate interrupts even if it is not enabled to the HSI FIFO. Interrupts generated by this pin cause a vector through location 2008H. The FIFO related interrupts are controlled by bit 7 of I/O Control Register 1, (IOC1.7). If the bit is a 0, then an interrupt will be generated every time a value is loaded into the holding register. If it is a 1, an interrupt will only be generated when the FIFO, (independent of the holding register), has six entries in it. Since all interrupts are rising edge triggered, if IOC1.7 = 1, the processor will not be re-interrupted until the FIFO first contains 5 or less records, then contains six or more.

## HSI Status

Bits 6 and 7 of the I/O Status register\_1 (ISO1) indicate the status of the HSI FIFO. If bit 6 is a 1, the FIFO contains at least six entries. If bit 7 is a 1,



the FIFO contains at least 1 entry and the HSI holding register has data available to be read. The FIFO may be read after verifying that it contains valid data. Caution must be used when reading or testing bits in IOS1, as this action clears bits 0-5, including the software and hardware timer overflow flags. It is best to store the byte and then test the stored value.

Reading the HSI is done in two steps. First, the HSI Status register is read to obtain the current state of the HSI pins and which pins had changed at the recorded time. The format of the HSI-STATUS Register is shown in Figure 4.6. Second, the HSI Time register is read. Reading the Time register unloads one level of the FIFO, so if the Time register is read before the Status register, the event information in the Status register will be lost. The HSI Status register is at location 06H and the HSI Time registers are in locations 04H and 05H. If the HSI - TIME register is read without the holding register being loaded, the returned value will be indeterminate. Under the same conditions, the four bits in HSI - STATUS indicating which events have occurred will also be indeterminate. The four HSI - STATUS bits which indicate the current state of the pins will always return the correct value.

## HIGH SPEED OUTPUTS

The High Speed Output unit, (HSO), is used to trigger events at specific times with minimal CPU overhead. These events include: starting an A to D conversion, resetting Timer 2, setting 4 software flags, and switching 6 output lines (HSO.0 through HSO.5) Up to eight events can be pending at one time and interrupts can be generated whenever any of these events are triggered. HSO.4 and HSO.5 are bidirectional pins which can also be used as HSI.2 and HSI.3 respectively. Bits 4 and 6 of I/O Control Register 1, (IOC1.4, IOC1.6), enable HSO.4 and HSO.5 as outputs

## ANALOG INTERFACE

The 8097BH can easily interface to analog signals using its Analog to Digital Converter and its Pulse-Width-Modulated (PWM) output and HSO unit. Analog inputs are accepted by the 8-input, 10-bit A to D converter. The PWM and HSO units provide digital which can be filtered for use as analog outputs.

### Analog Inputs

A to D conversion is performed on one of the 8 inputs at a time using successive approximation with a result equal to the ratio of the input voltage divided by the analog supply voltage. If the ratio is 1.00, then the result will be all ones. The A/D converter is available on selected members of the MCS-68000 family.

### A/D Commands

Analog signals can be sampled by any one of the 8 analog input pins (ACH0 through ACH7) which are shared with Port 0. ACH7 can also be used as an external interrupt if IOC1.1 is set. The A/D Command Register, at location 02H, selects which channel is to be converted and whether the conversion should start immediately or when the HSO (Channel #0FH) triggers. The A/D command register must be written to for each conversion, even when the HSO is used as the trigger. A to D commands are formatted as shown in Figure 4.6.

The command register is double buffered so it is possible to write a command to start a conversion triggered by the HSO while one is still in progress. Care must be taken when this is done since if a new conversion is

started while one is cancelled and the new one is started. When conversion is started, the result register is cleared.

## A/D Results

Results of the analog conversions are read from the A/D Result Register at locations 02H and 03H. Although these addresses are on a word boundary, they must be read as individual bytes. Information in the A/D Result register is formatted as shown in Figure 4.6. Note that the status bit may not be set until 8 state times after the go command, so it is necessary to wait 8 state times before testing it.

## Pulse Width Modulation Output (D/A)

Digital to analog conversion can be done with the Pulse Width Modulation output. The 8-bit counter is incremented every state time. When the counter equals 0, the PWM output is set to a one. When the counter matches the value in the PWM register, the output is switched low. When the counter overflows, the output is once again switched high.

## I/O PORTS

There are five 8-bit I/O ports on the 8097BH. Some of these ports are input only, some are output only, some are bidirectional and some have alternate functions. In addition to these ports, the HSI/O unit can be used to provide extra I/O lines if the timer related features of these lines are not needed.

Input ports connect to the internal bus through an input buffer. Output ports connect through an output buffer to an internal register that holds the bits to be output. Bidirectional ports consist of an internal register, an input buffer, and an output buffer.

Port 0 is an input port which is also used as the analog input for the A/D converter. Port 1 is a quasi-bidirectional port. Port 2 contains three types of port lines: quasi-bidirectional, input and output. The input and output lines are shared with other functions in the 8097BH. Ports 3 and 4 are tri-state bidirectional ports which share their pins with the address/data bus.

### **Input Ports**

Input ports and pins can only be read. There are no output drivers on these pins. The input leakage of these pins is in the microamp range. The capacitance on these pins is approximately 5 pF and will instantaneously increase by around 5 pF when the pin is being sampled by the A to D converter.

### **Output Ports**

Output pins include the bus control lines, the HSO lines and some of Port 2. These pins can only be used as outputs as there are no input buffers connected to them. It is not possible to use immediate logical instructions such as XOR PORTS, # 00111B to toggle these pins. The output currents on these ports is higher than that of the quasi-bidirectional ports.

## **STATUS AND CONTROL REGISTERS**

There are two I/O Control registers, IOC0 and IOC1. IOC0 controls Timer and the HSI lines. IOC1 controls some pin functions, interrupt sources and 2 HSO pins.

Whenever input lines are switched between two sources, or enabled, it is possible to generate transitions on these lines. This could cause problems

th respect to edge sensitive lines such as the HSI lines, Interrupt line and  
mer 2 control lines.

### **I/O Control Register 0 (IOC0)**

IOC0 is located at 0015H. The four HSI lines can be enabled or disabled  
the HSI unit by setting or clearing bits in IOC0. Timer 2 functions including  
lock and reset sources are also determined by IOC0. The control bit  
positions are shown in Figure 4.7.

### **I/O Control Register 1 (IOC1)**

IOC1 is used to select some pin functions and enable or disable some  
interrupt sources. Its location is 0016H. Port pin P2.5 can be selected to be  
the PWM output instead of a standard output. The external interrupt source  
can be selected to be either EXTINT (same pin as P2.2) or Analog Channel 7  
ACH7, same pin as PO.7). Timer 1 and Timer 2 overflow interrupts can be  
individually enabled or disabled. The positions of the IOC1 control bits are  
shown in Figure 4.7.

### **I/O Status Register 0 (IOS0)**

There are two I/O Status registers, IOS0 and IOS1, IOS0, located at  
0015H, holds the current status of the HSI lines and CAM. The status bits  
of IOS0 are shown in Figure 4.7.

### **I/O Status Register 1 (IOS1)**

IOS1 is located at 0016H. It contains status bits for the timers and the  
SI/O. The positions of these bits are shown in Figure 4.7.

## RESET

### Reset Signal

As with all processors, the 8097BH must be reset each time the power is turned on. This is done by holding the  $\overline{\text{RESET}}$  pin low for at least 2 state times after the power supply is within tolerance and the oscillator has stabilized.

After the  $\overline{\text{RESET}}$  pin is brought high, a ten state reset sequence is executed. During this time, the Chip Configuration Byte (CCB) is read from location 2018H and written to the 8097BH Chip Configuration Register (CCR). The voltage on the  $\overline{\text{EA}}$  pin selects the internal/external execution mode the CCB is read from internal ROM/EPROM. If the voltage on the  $\overline{\text{EA}}$  pin selects the external execution only mode the CCB is read from external memory.





Fig. 4-1






Register	Description	Section
R0	Zero Register — Always reads as a zero, useful for a base when indexing and as a constant for calculations and compares.	3
AD__RESULT	A/D Result Hi/Low — Low and high order Results of the A/D converter (byte read only)	8
AD__COMMAND	A/D Command Register — Controls the A/D	8
HSI__MODE	HSI Mode Register — Sets the mode of the High Speed Input unit.	6
HSI__TIME	HSI Time Hi/Lo — Contains the time at which the High Speed Input unit was triggered. (word read only)	6
HSD__TIME	HSD Time Hi/Lo — Sets the time or count for the High Speed Output to execute the command in the Command Register. (word write only)	7
HSD__COMMAND	HSD Command Register — Determines what will happen at the time loaded into the HSD Time registers.	7
HSI__STATUS	HSI Status Registers — Indicates which HSI pins were detected at the time in the HSI Time registers and the current state of the pins.	6
SBUF (TX)	Transmit buffer for the serial port, holds contents to be outputted.	9
SBUF (RX)	Receive buffer for the serial port, holds the byte just received by the serial port.	9
INT__MASK	Interrupt Mask Register — Enables or disables the individual interrupts.	4
INT__PENDING	Interrupt Pending Register — Indicates that an interrupt signal has occurred on one of the sources and has not been serviced.	4
WATCHDOG	Watchdog Timer Register — Written to periodically to hold off automatic reset every 64K state times.	12
TIMER1	Timer 1 Hi/Lo — Timer 1 high and low bytes. (word read only)	5
TIMER2	Timer 2 Hi/Lo — Timer 2 high and low bytes. (word read only)	5
IOPORT0	Port 0 Register — Levels on pins of port 0.	10
BAUD__RATE	Register which determines the baud rate, this register is loaded sequentially.	9
IOPORT1	Port 1 Register — Used to read or write to Port 1.	10
IOPORT2	Port 2 Register — Used to read or write to Port 2.	10
SP__STAT	Serial Port Status — Indicates the status of the serial port.	9
SP__CON	Serial Port Control — Used to set the mode of the serial port.	9
IOS0	I/O Status Register 0 — Contains information on the HSD status	11
IOS1	I/O Status Register 1 — Contains information on the status of the timers and of the HSI.	11
IOC0	I/O Control Register 0 — Controls alternate functions of HSI pins, Timer 2 reset sources and Timer 2 clock sources.	11
IOC1	I/O Control Register 1 — Controls alternate functions of Port 2 pins, timer interrupts and HSI interrupts.	11
PWM__CONTROL	Pulse Width Modulation Control Register — Sets the duration of the PWM pulse.	8

FIG 4.3.




2702501-7

FIG. 4-4




### A/D Result LO (02H)



270250-48

### HSI\_Mode (03H)




WHERE EACH 2-BIT MODE CONTROL FIELD  
DEFINES ONE OF 4 POSSIBLE MODES:

- 00 8 POSITIVE TRANSITIONS
- 01 EACH POSITIVE TRANSITION
- 10 EACH NEGATIVE TRANSITION
- 11 EVERY TRANSITION  
(POSITIVE AND NEGATIVE)


270250-49

### H50 Command (06H)




270250-50

### A/D Command (02H)



270250-51

### SPCON/SPSTAT (11H)



270250-52

### Baud Rate Calculations

Using XTAL1:

$$\text{Mode 0: Baud Rate} = \frac{\text{XTAL1 frequency}}{4 \cdot (B + 1)}; B \neq 0$$

$$\text{Others: Baud Rate} = \frac{\text{XTAL1 frequency}}{64 \cdot (B + 1)}$$


Using T2CLK:

$$\text{Mode 0: Baud Rate} = \frac{\text{T2CLK frequency}}{B}; B \neq 0$$

$$\text{Others: Baud Rate} = \frac{\text{T2CLK frequency}}{16 \cdot B}; B \neq 0$$

Note that B cannot equal 0, except when using XTAL1 in other than Mode 0.

### HSI\_Status (06H)



WHERE FOR EACH 2-BIT STATUS FIELD THE LOWER  
BIT INDICATES WHETHER OR NOT AN EVENT HAS  
OCCURED ON THIS PIN AND THE UPPER BIT INDICATES  
THE CURRENT STATUS OF THE PIN.

270250-53

FIG. 4.6.

### IOC0 (15H)

- 0 — HSI.0 INPUT ENABLE /  $\overline{\text{DISABLE}}$
- 1 — TIMER 2 RESET EACH WRITE
- 2 — HSI.1 INPUT ENABLE /  $\overline{\text{DISABLE}}$
- 3 — TIMER 2 EXTERNAL RESET ENABLE /  $\overline{\text{DISABLE}}$
- 4 — HSI.2 INPUT ENABLE /  $\overline{\text{DISABLE}}$
- 5 — TIMER 2 RESET SOURCE HSI.0 /  $\overline{\text{T2RST}}$
- 6 — HSI.3 INPUT ENABLE /  $\overline{\text{DISABLE}}$
- 7 — TIMER 2 CLOCK SOURCE HSI.1 /  $\overline{\text{T2CLK}}$


270250-54

### IOC1 (16H)

- 0 — SELECT PWM /  $\overline{\text{SELECT P2.5}}$
- 1 — EXTERNAL INTERRUPT ACH7 /  $\overline{\text{EXTINT}}$
- 2 — TIMER 1 OVERFLOW INTERRUPT ENABLE /  $\overline{\text{DISABLE}}$
- 3 — TIMER 2 OVERFLOW INTERRUPT ENABLE /  $\overline{\text{DISABLE}}$
- 4 — HSO.4 OUTPUT ENABLE /  $\overline{\text{DISABLE}}$
- 5 — SELECT TXD /  $\overline{\text{SELECT P2.0}}$
- 6 — HSO.5 OUTPUT ENABLE /  $\overline{\text{DISABLE}}$
- 7 — HSI INTERRUPT  
FIFO FULL /  $\overline{\text{HOLDING REGISTER LOADED}}$

270250-57

### IOC0 (15H)



270250-55

### IOS0 (15H)

- 0 — HSO.0 CURRENT STATE
- 1 — HSO.1 CURRENT STATE
- 2 — HSO.2 CURRENT STATE
- 3 — HSO.3 CURRENT STATE
- 4 — HSO.4 CURRENT STATE
- 5 — HSO.5 CURRENT STATE
- 6 — CAM OR HOLDING REGISTER IS FULL
- 7 — HSO HOLDING REGISTER IS FULL

270250-56


### IOS1 (16H)

- 0 — SOFTWARE TIMER 0 EXPIRED
- 1 — SOFTWARE TIMER 1 EXPIRED
- 2 — SOFTWARE TIMER 2 EXPIRED
- 3 — SOFTWARE TIMER 3 EXPIRED
- 4 — TIMER 2 HAS OVERFLOW
- 5 — TIMER 1 HAS OVERFLOW
- 6 — HSI FIFO IS FULL
- 7 — HSI HOLDING REGISTER DATA AVAILABLE

270250-58

FIG. 4-7

Vector	Vector Location		Priority
	(High Byte)	(Low Byte)	
Software Extint	2011H	2010H	Not Applicable 7 (Highest)
Serial Port	200FH	200EH	
Software Timers	200DH	200CH	6
HSI.0 High Speed Outputs	200BH	200AH	5
HSI Data Available	2009H	2008H	4
A/D Conversion Complete	2007H	2006H	3
Timer Overflow	2005H	2004H	2
	2003H	2002H	1
	2001H	2000H	0 (Lowest)



## SUPPORTING IC's

Integrated Circuits play a vital role in the functioning of any system. The integrated circuits used in these systems are :

### Three Terminal Positive Regulators

The SG 7800A/7800/140 series of positive regulators offer self-contained, fixed-voltage capability with up to 1.5 amps of load current and input voltages up to 50 volts. (SG7800A series only) These units feature a unique on-chip trimming system to set the output voltages to within  $\pm 1.5\%$  of nominal on the SG7800A series.

All protective features of thermal shutdown, current limiting and safe area control have been designed into these units and since these regulators require only a small output capacitor for satisfactory performance ease of application is assured.

Although designed as fixed-voltage regulators, the output voltage can be increased through the use of a simple voltage divider. The low quiescent drain current of the device insures good regulation when this method is used.

Product is available in hermetically sealed TO-3, TO-39 and TO-65 power packages as well as the plastic TO-220 package.

### Features

- Output voltage set internally to  $\pm 1.5\%$  on SG7800
- Two volt input-output differential
- Excellent line and load regulation
- Foldback current limiting
- Thermal overload protection
- Voltage available --- 5V, 6V, 8V, 12V, 15V, 18V, 20V, 24V

## THREE TERMINAL NEGATIVE REGULATORS

### DESCRIPTION

The SG 7900A/7900/120/220/320 series of negative regulators offer self-contained, fixed-voltage capability with up to 1.5 amps of load current. With a variety of output voltages and four package options this regulator series is an optimum complement to the SG 7800A/7800/140/240/340 line of three terminal regulators.

These units feature a unique band gap reference which allows the SG7900A series to be specified with an output voltage tolerance of  $\pm 1.5\%$ . The SG 7900A versions also offer much improved line regulation characteristics.

All protective features of thermal shutdown, current limiting, and safe-area control have been designed into these units and since these regulators require only a single output capacitor (7900 series) or a capacitor and 5 mA minimum load (SG120 series) for satisfactory performance, ease of application is assured.

Although designed as fixed-voltage regulations, the output voltage can be increased through the use of a simple voltage divider. The low quiescent drain current of the device insures good regulation when this method is used, especially for the SG120 series.

### FEATURES

- Output voltages set internally to  $\pm 1.5\%$  (SG 7900A)
- Output current to 1.5 amp
- Excellent line and load regulation
- Foldback current limiting
- Thermal overload protection

## LM158 - Low Power Dual Operational Amplifiers

The LM158 series consists of two independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, dc gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems.

### Unique Characteristics

In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.

The unity gain cross frequency is temperature compensated.

The input bias current is also temperature compensated.

### Advantages

Two internally compensated op amps in a single package

Eliminates need for dual supplies

Allows directly sensing near GND and  $V_{OUT}$  also goes to GND

Compatible with all forms of logic

Power drain suitable for battery operation

## LM124 - Low Power Quad Operational Amplifiers

The LM124 series consists of four independent, high gain, internally



Specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, DC gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems.

### Unique Characteristics

In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage

The unity gain cross frequency is temperature compensated

The input bias current is also temperature compensated

### Advantages

- Eliminates need for dual supplies
- Four internally compensated op amps in a single package
- Allows directly sensing near GND and  $V_{out}$  also goes to GND
- Compatible with all forms of logic
- Power drain suitable for battery operation.

### LM 139 - Low Power Low Offset Voltage Quad Comparators

The LM 139 series consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mV max for all four comparators. These were designed specifically to operate from a single

Supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarawave and time delay generators; wide range VCO; CMOS clock timers; multivibrators and high voltage digital logic gates. The MM 139 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, they will directly interface with MOS logic.

## Advantages

- High precision comparators
- Reduced Vos drift over temperature
- Eliminates need for dual supplies
- Allows sensing near GND
- Compatible with all forms of logic
- Power drain suitable for battery operation

## MM74HCT138 - 3-to-8 Line Decoder

This decoder utilizes advanced silicon gate CMOS technology, and are well suited to memory address decoding or data routing applications. Both circuits feature high noise immunity and low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL logic.

The MM74HCT138 have 3 binary inputs and 8 outputs.

enabled these inputs determine which one of the eight normally high outputs will go low. Two active low and one active high enables (G1, G2A and G2B) are provided to ease the cascading decoders.

The decoders output can drive 10 low power Schottky TTL equivalent loads and are functionally and pin equivalent to 74LS138. All inputs are protected from damage due to static discharge by diodes to Vcc and ground. MM74HCT device is intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

## Features

TTL input compatible

Typical propagation delay; 20ns

Low quiescent current 80 micro amp maximum (74HCT Series)

Low input current; 1micro amp maximum

Fanout of 10 LS-TTL loads.

## MM54HCT373 - TRI-STATE Octal D-Type Latch

The MM74HCT373 octal D-type latches provides the inherent benefits of low power consumption and wide power supply range, but are LS-TTL input and output characteristic & pin-out compatible. The TRI-STATE outputs are capable of driving 15 LS-TTL loads. All inputs are protected from damage due-to static discharge by internal diodes to Vcc and ground.

When the MM74HCT373 LATCH ENABLE input is high, the Q outputs will follow the D inputs. When the LATCH ENABLE goes low, data at the D inputs will be retained at the outputs until LATCH ENABLE next high transition.

When a high logic level is applied to the OUTPUT CONTROL input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

### **MM6264 - High Speed Static CMOS RAM**

#### **Features**

1. Fast Access Time
2. Low Power Standby
3. Low Power Operation
4. Single +5V Supply
5. Completely Static Memory
6. Equal Access And Cycle Time
7. Common Data Input and Output, Three State Output
8. Directly TTL Compatible : All Input and Output
9. Standard 28 Pin Package Configuration
10. Pin out Compatible with 64K EPROM HN482764

### **27C64 - UV ERASABLE PROMS**

27C64 CMOS EPROM is 64K bit 5V only memory organized as 8192 words of 8 bits. The 27C64 is offered in both a ceramic DIP, Plastic DIP and Plastic Leaded Chip Carrier (PLCC) Packages. A new Quick-Pulse Programming™ Algorithm is employed on Plastic DIP and PLCC devices which may speed up programming by as much as one hundred times. In the absence of Quick-Pulse compatible programming equipment and with Cerdip

## MAX 232 - Communication Interface

This is a driver / receiver designed for use in RS - 232 communication interfaces. The charge pump circuit converts the single supply to  $\pm 10V$  O/P levels. Receiver O/Ps are 3-state TTL/CMOS compatible with I/P levels of upto  $\pm 30 V$ . The device has two drivers and two receivers and comes in a 16 pin DIP package.

It has a single + 5V dc supply. The two pins TxD, RxD from the microcontroller are connected to the 10th and 9th pin of Max 232 respectively. The 7th and 8th pin of Max 232 correspondingly to the TxD, and RxD are connected to the personal computer.

### Features

- . Drivers = 2
- . Receivers = 2
- . External capacitors = 4 x 1 microfarad
- . Pins = 16
- . Supply Voltage = 5V dc
- . Supply Current Vcc (max) = 10 mA
- . I/P voltage range = - 30 to + 30V
- . Operating temperature range = 0°C to 70°C

## MAX 690

This device is designed to protect microprocessors against power failures by providing a Reset O/P during power UP/DOWN. Battery backup switching for CMOS RAM, CMOS microprocessors or other low power logic included

## Features

- ❖ Precision 4.65 V voltage monitor
- ❖ Power OK/Reset time delay of 50ms.
- ❖ Battery back-up power switching
- ❖ Watch dog timer
- ❖ 1 Micro Amp standby current.

## Applications :

Computers, controllers, intelligent instruments, automotive systems and critical microprocessor power monitoring.

## Technical specifications :

- \* Operating Voltage ( $V_{CC}$ ) = 4.75 to 5.5V

$$V_{BAT} = 2 \text{ to } 4.25 \text{ V}$$

- \* Supply current = 5 mA (normal), 1 micro amp battery
- \* Reset voltage threshold = 4.5 to 4.75 V

## **DISPLAY AND KEYBOARD SECTION**

### **Introduction**

The display used is the LCD system. It consists of 2 rows, 16 characters in each row. The LCD is the Oriole's Display Module. It is a dot matrix liquid crystal display which displays alphanumerics, Japanese characters and symbols. The built-in controller and driver LSIs provide convenient connectivity between a dot matrix LCD and microprocessors or microcontrollers. All the functions required for dot matrix liquid crystal display drive are internally provided. Internal refresh is provided by the ODM. The CMOS technology makes the device ideal for applications in handheld, portable and other battery powered instruments with low power consumption.

### **Features**

- (1) Easy interface with a 4-bit or 8-bit MPU
- (2) Built-in Dot Matrix LCD Controller with font 5x7 or 5x10 dots.
- (3) Display Data RAM for 80 Characters (80x8 bits)
- (4) Character generator ROM, which provides 160 characters with font 5x7 dots and 23 characters with font 5x10 dots.
- (5) Both display data and character generator RAMs can be read from the MPU.
- (6) Internal automatic reset circuit at power ON.
- (7) Built-in oscillator circuit.
- (8) Wide range of instruction functions:  
Clear Display, Cursor Home, Display ON/OFF, Cursor Shift, Display Shift.

## **Interfacing ODM to Microcontroller.**

The data bus with MPU is available either for 8 bits 1-operation or 4 bit 2-operation allowing the ODM to be interfaced with the micro controller or microprocessor.

Here the interface data is 4 bits long, hence data is transferred using only 4 bits (DB4 - DB7). Data transfer is completed when 4-bit data is transferred twice. Data of the higher order 4 bits is transferred first, then the lower order 4bits is transferred.

Check the busy flag after 4-bit data has been transferred twice. A 4 bit 2-operation read is used to transfer the busy flag and address counter data.

## **Chip Select.**

The ODM does not have a conventional CS terminal. When ODM is directly connected to the data bus of a micro controller, the enable signal has to be derived from CS or I/O select.

## **Power Supply Voltage**

At the interface of LCD module, there are three power supply terminals  $V_{DD}$ , GND and  $V_0$ . The LCD is driven by the voltage which is determined by  $V_{DD}-V_0$ . Since optimum voltage.of power supply for LCD shifts according to temperature change, Voltage at  $V_0$  terminal needs to be adjusted.



reset

The ODM is automatically initialized when the power is turned on using the internal reset circuit. The busy flag (BF) holds "H" and does not accept instructions until initialization ends. The instructions executed in initialization are :

Display Clear

Character Font

No of Lines

Interface Width

Address Counter

Display Shift

Display

Cursor

Blink

## **Operational Overview**

### **Busy Flag (BF)**

When busy flag is high level, it indicates controller is in the internal operation mode and next instruction will not be accepted. The next instruction must be written after the busy flag goes low.

### **Address Counter (AC)**

Address Counter generates the address for the DD RAM, CG RAM and cursor display when an instruction code is written to the controller, after deciding whether it is for DD or CG RAM, address information is transferred

AC. After writing or reading AC is incremented (or decremented) automatically.

### **Character Generator ROM (CG ROM)**

This generates 5x10 dot character patterns from the 8-bit character codes. 32 types of 5x10 dot character patterns can be generated.

### **Character Generator RAM (CG RAM)**

The CG RAM is the RAM with which the user can generate character patterns by program. It can store 4 kinds of 5 x 10 dots.

### **Display Data RAM (DD RAM)**

The DD RAM stores display data represented in 8-Bit character codes. Its capacity is 80x8 bits.

### **Instruction and Display Relationship**

For the 4-bit operation using internal reset, the program must set functions prior to the 4-bit operation. When power is turned on 8-bit operation is automatically selected and the first write is performed as an 8-bit operation. Since nothing is connected to  $DB_0 - DB_3$ , function set has to be repeated. However, since subsequent operations are completed in two accesses of 4-bit operation, a rewrite is needed as a function. Thus  $DB_4 - DB_7$  of the function set is written twice, the first write established 4-bit operation and second is the first nibble of the function set instruction.

## DESCRIPTION OF INSTRUCTION CODE

### Clear Display

When this instruction is executed, the LCD display is cleared and returned to its original status if it was shifted. The cursor goes to the left edge of the display (the left end of the first line if 2-line mode). Space code '20' (hexadecimal) (Character pattern for character code '20' is blank pattern) is written into all DD RAM addresses. Sets DD RAM address 0 in address counter (AC). Sets I/D = '1' (Increment Mode) of Entry Mode. S of Entry Mode doesn't change.

### Return home

The cursor or blink go to the left edge of the display (to the left end of the first line in the 2 line display mode). The display returns to its original status if it was shifted. DD RAM contents do not change. Sets the DD RAM address 0 in address counter.

### Entry mode set

**I/D** : When the I/D is set, the 8-bit character code is written or read to and from the DD RAM, the cursor shifts to the right by 1 character position (I/D='1';increment) or to the left by 1 character position (I/D='0';decrement). The address counter is incremented (I/D='1') or decremented (I/D='0') by 1 at this time. Even after the character pattern code is written or read to and from the CG RAM, the address counter (AC) is incremented (ID='1') or decremented (I/D='0') by 1.

**S** : Shifts the entire display either to the right or to the left when S is 1; to the left when I/D=1 and to the right when I/D=0. Thus it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DD RAM or when writing into or reading out from the CG RAM when S=0.

### **Display ON/OFF control**

**D** : The display is ON when D='1' and OFF when D='0'. When off due to D='0', display data remains in the DD RAM. It can be displayed immediately by setting D='1'.

**C** : The cursor is displayed when C='1' and goes off when C='0'. Even if the cursor disappears, the function of I/D, etc. does not change during display at write. The cursor is displayed using 5 dots in the 8th line when the 5x7 dot character font is selected and 5 dots in the 11th line when the 5x10 dot character font is selected.

**B** : The character indicated by the cursor blinks when B='1'. The blink is displayed by switching between all black dots and display characters at 409.6 ms interval when fCP or fOSC = 250kHz. The cursor and the blink can be set to display simultaneously. (The blink interval changes according to the reciprocal of fCP or fOSC.  $409.6 \times 250/270 = 379.2$  ms when fCP = 270 kHz.)

### **Cursor or display shift**

Shifts cursor position or display to the right or left without writing or reading display data. This function is used to correct or search for the display. In a 2-line display, the cursor moves to the 2nd line when it passes

the 40th digit of the 1st line. Notice that the 1st and 2nd line displays will shift at the same time. When the displayed data is shifted repeatedly each line only moves horizontally. The 2nd line display does not shift into the 1st line position.

S/C	R/L	
0	0	Shifts the cursor position the left. (AC is decremented by one).
0	1	Shifts the cursor position to the right. (A/C is incremented by one).
1	0	Shifts the cursor position to the left. The cursor follows the display shift.
1	1	Shifts the entire display to the right. The cursor follows the display shift.

Address counter (AC) contents do not change if the only action performed is shift display.

## Function Set

**DL** : Sets interface data length

When DL='1', the data input/output to and from the MPU is carried out by means of 8bits DB7 to DB0. When DL = '0', the data input/output to and from the MPU is carried out in two steps through the 4 bits DB7 to DB4.

**N** : Sets number of display lines

The 2-line display mode of the LCD is selected when N='1', while the 1-line display mode is selected when N='0'

F: Sets character font

The 5x7 dots character font is selected when F='0', while the 5x10 dots character font is selected when F='1' and N='0'.

Note : This instruction is to be executed at the start of the program. From this point the function set instruction cannot be executed unless the interface data length is changed i.e. software reset is performed.

N	F	No of display lines	Character font	Duty factor	Remarks
0	0	1	5x7 dots	1/8	
0	1	1	5x10 dots	1/11	
1	*	2	5x7 dots	1.16	cannot display 2 lines with 5 x 10 dots character font

No effect

### Set CG RAM address

Sets CG RAM address into the Address Counter in binary A5 to A0. In the 5x10 font mode A5 & A4 define the CG RAM block number while A3-A0 define the row within the block. In the 5x7 font mode the CG RAM block is defined by A5-A3 while A2-A0 define the row. Tables 1 and 2 make this clear.

### Set DD RAM Address

Sets the DD RAM address into the address counter in binary B6 to B0. Data then written or read from the ODM pertains to the DD RAM. However, when N='0' (1 line display), B6 to B0 is '00' - '4F' (hexa). When

'1' (2-line display), B6 to B0 is '00' - '27' (hexa) for the first line and '0' - '67' (hexa) for the second line.

### **Read Busy Flag and Address**

Reads the busy flag (B/F) that indicates the system is now internally executing a previously received instruction. BF = '1' indicates that internal operation is in progress. The next instruction will not be accepted until BF becomes '0'. Check the BF status before the next write operation.

At the same time, the value of the address counter expressed in binary C6 to C0 is read. The address counter is used by both Cg and DD RAM addresses, and its value is determined by the previous instruction.

### **Write data to CG or DD RAM**

Writes binary 8 data DDDDDDDD to the Cg or the DD RAM. Whether the CG or DD RAM is to be written into is determined by the previous specification of CG RAM or DD RAM address setting. After write, the address is automatically incremented or decremented by 1 according to entry mode. The entry mode also determines display shift.

### **Read data from CG or DD RAM**

Reads binary 8 bit data DDDDDDDD from the CG or DD RAM. The previous designation determines whether the CG or DD RAM is to be read. Before entering the read instruction, you must execute either the CG RAM or DD RAM address set instruction. If you don't, the first read data will be invalid.

The 'address set' instruction need not be executed just before the 'read' instruction when shifting the cursor by cursor shift instruction (when reading out DD RAM). The cursor shift instruction operation is the same as that of the DD RAM's address set instruction.

After a read, the entry mode automatically increases or decreases the address by 1. However, display shift is not executed no matter what the entry mode is.

Note : The address counter (AC) is automatically incremented or decremented by 1 after 'write' instructions to either CG RAM or DD RAM. RAM data selected by the AC cannot then be read out even if 'read' instruction is executed. For correct data read out, execute either the address set instruction (only with DD RAM) or 'a shift cursor left' before reading back the data last written.

## **Keyboard Section.**

The keyboard section consists of 2 keys.

- 1) Pageup Key
- 2) Reset Key

The LCD used is of the 2 row type. After displaying two sets of data, the page up key is pressed to display the next set of data.

Reset key is for complete system resetting.

Both keys are of the Push - Button type.



An ON/OFF switch is provided for the power ON or OFF condition. A Fuse protection is also provided. When the current limit is exceeded, the circuit is cut off from the supply.

### Set DD RAM Address

	RS	R/W	DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB <sub>4</sub>	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>
Code	0	0	1	B6	B5	B4	B3	B2	B1	B0

Higher Order Bits Lower Order Bits

### Function set

	RS	R/W	DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB <sub>4</sub>	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>
Code	0	0	0	0	1	DL	N	F	*	*

\* No effect

### Read Busy Flag and Address

	RS	R/W	DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB <sub>4</sub>	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>
Code	0	1	BF	C6	C5	C4	C3	C2	C1	C0

Higher Order Bits Lower Order Bits

### Write data to CG or DD RAM

	RS	R/W	DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB <sub>4</sub>	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>
Code	1	0	D	D	D	D	D	D	D	D


Higher Order Bits Lower Order Bits

### Cursor or display shift


	RS	R/W	DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB <sub>4</sub>	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>
Code	0	0	0	0	0	1	S/C	R/L	*	*

\* No effect


## Clear Display




## Return home




## Entry mode set




## Read data from CG or DD RAM



## Set CG RAM address



## Display ON/OFF control



## **WORKING OF THE ENTIRE SYSTEM**

The working of the Microcontroller based digital power monitor can be explained by describing the circuits employed in the PCB's used. The main purpose of this system is to monitor and display the 3 phase voltages, 3 phase currents, frequency, power and Energy consumed. For this, the PCB's used are :

- (I) Transformer Card
- (II) Signal Conditioning Card
- (III) Zero Crossing Detector Card and
- (IV) Controller Card

The function of the Circuits employed in each card is as follows :

### **TRANSFORMER CARD**

This card is mainly used to convert the 230Vac to 5Vac and 5Amp to 50mA from the mains supply. So step-down transformers are used. For our purpose three potential transformers and four current transformers are used. Appropriate resistors and potentiometers are used to step down the voltages and currents. The current transformer output ie. a current is also converted into a voltage. Then the stepped down 3 phase voltages and 3 phase currents converted into voltages are given as input to the signal conditioning card via a 34 way FRC connector.

## SIGNAL CONDITIONING CARD

For this card the signals from the transformer output act as input. Here the functions like rectifying, filtering, Zero adjustment, Gain adjustment etc., are carried out before sending to the controller section. Here 6 sensing circuits each for 3 phase voltage & 3 phase current sensing are used. In each sensing, the first stage which is the rectifier stage consists of half-wave rectifiers. Two half-wave rectifiers are combined to perform the function of a full wave rectifier. The function of the half-wave rectifier is as follows

An inverting amplifier can be converted into an ideal half-wave rectifier by adding 2 diodes (refer fig 7.1)

When  $V_i$  is positive diode  $D_1$  conducts causing  $V_{oA}$  to go negative by one diode drop ( $\approx 0.6V$ ). Hence diode  $D_2$  is reverse biased. The output voltage  $V_o$  is 0, because for all purposes no current flows through  $D_1$  for negative input i.e.  $V_i < 0$  diode  $D_2$  conducts and  $D_1$  is off. The negative input  $V_i$  forces the output of Op - Amp positive and Causes  $D_2$  to conduct. The circuit then acts as an inverter for  $R_1 = R_2$  and output  $V_o$  becomes positive.

Out of the two half-wave rectifiers used, one is non-inverting amplifier and another an inverting amplifier converted into half-wave rectifiers. So in the non-inverting type half-wave rectifier during positive half cycles the diode  $D_1$  is ON and  $D_2$  is OFF and there is an output and during the negative half cycle the output of this half wave rectifier is zero.

The fully rectified output is filtered using lowpass filter in the next stage. The low pass filter circuits is shown in figure 7.2

The low pass filter is a first order low pass filter. A low pass filter can be designed. by implementing the following steps.

- (i) Choose a value of high cut-off frequency  $f_H$ .
- (ii) Select an appropriate value for  $C_1$ . Mylar (or) tantalum capacitors are recommended for better performance.
- (iii) Calculate the value of  $R_3$  using

$$R_3 = \frac{1}{2\pi f_H C_1}$$

- (iv) Select the value of  $R_1$  and feed back resistor based on desired pass band gain.

The filtered output is fed as input to an inverting amplifier. As the name implies the output from the filter stage is given to the inverting input terminal of the Op-Amp.

The circuit of an inverting amplifier used here is shown in figure 7.3

Here in this inverting amplifier the potentiometer  $P_1$  is used for Zero adjustment of the Op-Amp and potentiometer  $P_2$  is used for gain adjustment. Using  $P_2$  the required output voltage can be obtained.

After these stages the AC input provided at the 5th pin of LM124 is converted into DC voltage output, which is present in pin 14 of the Op-Amp. This O/P DC voltages ie., from the 6 sensing circuits are taken via a 25 way FRC Connector and 4 way relimate connector and these act as input to the controller card.

A circuit for frequency sensing is also available in this card. Here a zero crossing detector is employed. The IC employed is LM358.

## **POWER SUPPLY UNIT.**

The power supply unit is also present in the signal conditioning card. Here we make use of +5v, -5v,+8v and -8v supply. The +8v supply is mainly used as the supply voltage for Op-Amps and + 5v supply is used for all the other IC's. Fixed voltage regulators are mainly employed for power supplies.

The input for the power supply is given from the secondary of the power supply transformer. The secondary AC voltage of 12V - 0 - 12V is given via a 12 way ADD-ON to the input of the power supply. The dual power supply circuit is shown in figure 7.4

Many discrete & IC circuits require bipolar supplies. This can be done easily using two, 3 terminal regulators.

In the circuit diodes  $D_1$  &  $D_2$  are used to protect the regulator against short circuit occurring at its input terminals.

78xx and 79xx corresponds to positive and negative voltage regulator series respectively.

### **Positive voltage regulators series**

The 7800 series consists of 3 terminal positive voltage regulators. These IC's are designed as fixed voltage regulators and with adequate heat sinking can deliver output currents in excess of 1Amp. Although these devices do

not require external components, such components can be used to obtain adjustable voltages and currents. These IC's also have internal thermal overload protection and internal short-circuit current limiting.

Proper operation requires a common ground between input and output voltages and the difference between input and output voltages ( $V_{in} - V_o$ ) called dropout voltage, must be typically 2.0v even during the low point on the input ripple voltage.

### **Negative Voltage Regulators**

The 7900 series is fixed output voltage regulators are complements to the 7800 series devices.

Performance parameters of regulators are line regulation, load regulation, temperature stability and ripple rejection.

### **Line or input regulation**

It is defined as the change in output voltage for change in input voltage and it is expressed in millivolts (or) as a % of output voltage  $V_o$ .

### **Load Regulation**

It is the change in output voltage for change in load current and is expressed in millivolts (or) as a % of  $V_o$ .



## Temperature stability

It is the change of O/P voltage per unit change in temperature and is expressed in either millivolts/°C (or) parts per million (PPM)/°C

## Ripple Rejection

It is the measure of regulator's ability to reject ripple voltages. It is usually expressed in dB.

The smaller the values of the above parameters, the better the performance of the regulator.

The 7800 regulators can be used as current sources.

## Zero Crossing Detector Card.

Zero Crossing Detector is one among the applications of comparator. The circuit is as shown in figure 7.5

It is nothing but a sine to square wave generator.

The zero crossing detector is mainly used for frequency detection and power factor calculation from the time period 'T' of the output waveform of the zero crossing detector. Using software, frequency is calculated as  $f=1/T$  Hz. Power factor is also calculated from the output of the zero crossing detectors and software. Zener diodes are mainly used for protection i.e., from avoiding voltages more than 5V to enter the controller section.

## CONTROLLER CARD

This card forms the heart of the entire system. The controller used is 8097, A sixteen bit microcontroller. It has an inbuilt ADC which performs the function of digitizing the analog input.

The output of the signal conditioning card is given as input to the controller card via the FRC connector & Reli-mate connector. In the controller card all the manipulations are done using the software i.e., Assembly language programming of 8097 using the input currents, voltages and frequency.

This card consists of RAM, ROM Memories for storing manipulated data. Reset function is incorporated using IC MAX 690 and some passive components. RS232C IC is used for serial interfacing. Latch 74ALS373 is used for separating data from the address. IC 74138 is a 3 to 8 decoder chip present in the controller card which is used as chip select for all the other IC's of the controller card.

In this card the output of the microcontroller is given via a connector to the LCD interface and displayed using a 2 row x 16 characters LCD. The entire system working can be thus understood from the various cards used in the system and their functions.





FIG: 7.1




FIG: 7.2





FIG: 7.3












FIG: 7.5

TITLE	SIGNAL CONDITIONING CARD	
SIZE	DOCUMENT NUMBER	
REV	A	
DATE:	March 21, 1987 Sheet 1 of 1	


VOLTAGE SENSING CKTS R24 10K



CNS  
254AY D TYPE



Title: SIGNAL CONDITIONING CARD  
 Size: Document Number: 9  
 Date: March 21, 1957 5 Sheet 3 of 5



Title	SIGNAL CONDITIONING CARD
Size Document Number	REV
Date:	MARCH 21, 1997 Sheet 4 of 5





# SOFTWARE DESCRIPTION

8097BH Microcontroller has a powerful instruction set capable of handling various operations.

## Addressing Modes :

The 8097BH instruction set makes use of six addressing modes as described below ;

**DIRECT** - The operand is specified by an 8-bit address field in the instruction. The operand must be in the Register File or SFR space (location 0000H through 00FH).

**IMMEDIATE** - The operand itself follows the opcode in the instruction stream immediate data. The immediate data can be either 8-bits or 16-bits as required by the opcode.

**INDIRECT** - An 8-bit address field in the instruction gives the word address of a word register in the Register File which contains the 16-bit address of the operand. The operand can be anywhere in memory.

**INDIRECT WITH AUTO-INCREMENT** - Same as Indirect, except that, after the operand is referenced, the word register that contains the operand's address is incremented by 1 if the operand is a byte, or by 2 if the operand is a word.


**INDEXED (LONG AND SHORT)** - The instruction contains an 8-bit address field and either an 8-bit or a 16-bit displacement field. The 8-bit address field gives the word address of a word register in the Register File which contains a 16-bit base address. The 8 or 16-bit displacement field

contains a signed displacement that will be added to the base address to produce the address of the operand. The operand can be anywhere in memory.


The 8097BH contains a zero register at word address 0000H (and which contains 0000H). This register is available for performing comparisons and for use as a base register in indexed addressing. This effectively provides direct addressing to all 64K of memory.


In the 8097BH the Stack Pointer is at word address 0018H in the Register File. If the 8-bit address field contains 18H, the Stack Pointer becomes the base register. This allows direct accessing of variables in the stack.


# STEM FLOWCHART




# SOFTWARE COMPUTATION


























TITL " POWER MONITOR "  
 INCL "C8096T.H"

```

RAM: EQU 4000H
EPROM: EQU 2080H
RAMBUFF: EQU 5600H
BUFF: EQU 20H
STACK: EQU 5D00H ; 0FFH
BAUD_HIGH: EQU 80H
BAUD_LOW: EQU 13H ; 26H
EOS: EQU 04
EOC: EQU 04
P1: EQU PORT1
MAXPAGE: EQU 02
MAXEDGECNT: EQU 8
FRQCNT1: EQU 4B40H ; 2D00H
FRQCNT2: EQU 4CE ; 131H

```

; PORT ALLOCATION

ORG BUFF

```

TEMP: DFS 04
XTEMP: DFS 04
AX: DFS 02
AL: EQU AX
AH: EQU AX+1
BX: DFS 02
BL: EQU BX
BH: EQU BX+1
IX: DFS 02
CX: EQU IX
CL: EQU CX
CH: EQU CX+1
SP: DFS 02
SI: EQU SP
DI: EQU DI

```

INDEX

```

EL:      EQU      EX
EH:      EQU      EX+1
FX:      DFS      02
FL:      EQU      FX
FH:      EQU      FX+1
GX:      DFS      02
GL:      EQU      GX
GH:      EQU      GX+1

```

----- POINTERS -----

```

;
TX_PTR:  DFS      02
QIN_RXR: DFS      02      ; POINTER FOR Q_ IN RXR
QOUT_RXR: DFS     02      ;
QIN_TXR: DFS      02      ; POINTER FOR Q_ IN TRANSMITTER
QOUT_TXR: DFS     02      ;
QIN_ADC: DFS      02      ; POINTER FOR Q_ IN ADC
;

```

```

;
ADCDATA: DFS      04
NOC:     DFS      02
AD_NUM:  DFS      01
ADNUM:   EQU      AD_NUM
CHANNEL: DFS      01      ;ADC CHANNEL
CHAN:    DFS      02      ;ADC CHANNEL
TMP:     DFS      02
ADTMP:   DFS      02
HSO_PER: DFS      02
LAST_LOAD: DFS     02
COSI:    DFS      02
DEG:     DFS      02
;

```

```

;
PROGBUFF: DFS      01
ADNUM_COPY: DFS     01
CONCNT:   DFS      01
;

```

```

;
QSER_STATUS: DFS     01
QADC_STATUS: DFS     01
TXR:         DFS     01      ; QSER STATUS REGISTER
RXR:         DFS     01      ; RX LEVEL AND CTRL
LAST_RX:    DFS     01
;

```

```

;
SPTAT_COPY: DFS     01
SPTIME:     DFS     01
REV_FLAG:   DFS     01
;

```

```

;
OLD_STAT:   DFS     01
AMP_TIME:  DFS     01
AMPEN:     DFS     01
AS_TIME:   DFS     AMP_TIME
CONCAT:    DFS     01
REV_STAT:  DFS     01
;

```

SER_FLAG:	BQU	RCV_FLAG	
HIGH_TIME:	DPS	02	
LOW_TIME:	DPS	02	
SUM1:	DPS	04	
SUM0:	KQU		
PERIOD:	DPS	02	
HI_EDGE:	DPS	02	
LO_EDGE:	DPS	02	
PULSE:	DPS	02	
FREQ:	DPS	02	
FREQDEC:	DPS	02	
VOLT:	DPS	02	
AMP:	DPS	02	
ANGLE:	DPS	02	
PF:	DPS	02	
SIN:	DPS	02	
PEDEC:	DPS	02	
ADC_BUFF:	DPS	02	
AVG_VOLT:	DPS	02	
AVG_CURR:	DPS	02	
KVADEC:	DPS	02	
KVARDEC:	DPS	02	02
KWDEC:	DPS	02	02
UNITSDEM:	DPS	02	
KVA:	DPS	04	
KVAR:	DPS	04	
KW:	DPS	04	
KV_FRAC:	DPS	04	
UNITS:	DPS	04	
VOLT_P1:	DPS	02	
VOLT_T1:	DPS	02	
VOLT_P2:	DPS	02	
VOLT_T2:	DPS	02	
AMP_P1:	DPS	02	
AMP_T1:	DPS	02	
AMP_P2:	DPS	02	
AMP_T2:	DPS	02	



```

VOLT_R:      DFS      02
VOLT_Y:      DFS      02
VOLT_B:      DFS      02
AMP_R:       DFS      02
AMP_Y:       DFS      02
AMP_B:       DFS      02
AVEVOLT:     DFS      04
AVEAMP:      DFS      04
FRSTE1:      DFS      02
FRSTE2:      DFS      02
INTCNT:      DFS      02
EDGECONT:    DFS      02
EDGECONT1:   DFS      02

```

```

;-----
PREVKEY:     DFS      01
STAT:       DFS      01
NOPULSECNT: DFS      01
UNITCNT:    DFS      02

```

ORG RAMBUFF

```

;-----
Q_RXR:      DFS      08
Q_TXR:      DFS      08
QRXR:       DFS      08
QTXR:       DFS      08
CON_VAR_DIV: DFS      02

```

```

;-----
QADC:       EQU      *
ADCQUE:     DFS      50 ; DATA STORAGE MAXIMUM
RECORDDATA: DFS      20
ADTEMP:     DFS      02
REM:        DFS      02 ; TEMP REG
RECON:      DFS      01
FAST:       DFS      01
XX:         DFS      02
SETVALUES:  DFS      10
CONV:       DFS      01 ; TEMP REG

```

```

CONV      EQU     DATA_100
RECON     EQU     DATA_101
FAST      EQU     DATA_102
XX        EQU     DATA_103
ADTEMP    EQU     DATA_104
RECORDDATA EQU DATA_105
ADCQUE    EQU     DATA_106
QADC      EQU     DATA_107

```

```

;-----
;-----

```

```

)-----)
BEGIN:      FOU      *
)-----)
                LI      SP, 487FC0
                O.BM    BFR_FLAG
                LDB     PORTY, 80000000
                CS: LI   CNRO1
                LD      TX_PTR, 80FE D8E
                LDT     SPEXACT_COPY, 80A10 80 80A
                TRG     SER_FLAG, 80A
                LDB     BBUF, 8E0E
                LCALL   OUTOTRG
                ANDE    SER_FLAG, 80FE
                LDRF    ADCEXFC1
                LDR     LNRO1
CMND*

```

```

LDB  SBUF,#0
LCALL CLRSCREEN
LD   TX_PTR,#LCDSTRING ;
LDB  SBUF,#0
LCALL OUTSTRG
LDB  PAGE_NO,#0
LCALL initLCD
    
```

```

DISP:  addb  noc,page_no,page_no
        extb  noc
        ld   ix,pagetbl[noc]
        LD   TX_PTR,ix
        LCALL DISP_LINE1
        LCALL OUTSTRG
        LCALL OUTcrLf
        addb  noc,page_no,page_no
        addb  noc,#2
        extb  noc
        ld   ix,pagetbl[noc]
        LD   TX_PTR,ix
        LCALL DISP_LINE2
        LDB  SBUF,#0
        LCALL OUTSTRG
        LCALL OUTcrLf
    
```

```

CMD:   LCALL INSCI
        CMPB  RXX,#00
        JE   CMD
        CMPB  RXX,#03
        JE   BEGIN1
        INCB  PAGE_NO
        CMPB  PAGE_NO,#MAXPAGE
        JLT  DISP
        LDB  PAGE_NO,#0
        CMPB  RXX,#00
    
```

```

begin1:  jmp  begin
    
```

```

01:   dwl   page1_1
      dwl   page1_2
      dwl   page2_1
      dwl   page2_2
      dwl   page3_1
      dwl   page3_2

```

```

1_1: DFB   "Vryb:400 400 400"
      DFB   EOS

```

```

1_2: DFB   "Iryb:100 100 100"
      DFB   EOS

```

```

2_1: DFB   "Hz:      kva:      "
      DFB   EOS

```

```

2_2: DFB   "pf:      kw :      "
      DFB   EOS

```

```

3_1: DFB   "kvar:      "
      DFB   EOS

```

```

3_2: DFB   "units:      "
      DFB   EOS

```

```

EXEC:   EQU   *

```

```

LOAD A CHANNEL

```

```

LDB     SBUF,#0
LCALL  CLRSCREEN
CLRB   AD_NUM

```

```

LD      TX_PTR,#ADCSTRING ;
LDB     SPSTAT_COPY,#001000000
ORB     SER_FLAG,#010
LCALL  OUTSTRG
LCALL  INITBUFF
LCALL  INITLCD
LCALL  INITINT

```

```

LCALL  COLLECTADC ; READS ALL CHANNELS AND LOADS
LCALL  CONVERT_DATA ; CONVERTS ADC TO WATT, VAR, ADI
LCALL  CALCDATA ; CALCULATE KW, KVA, PF, KVAR
LCALL  OUTFREQ ; CALCULATE FREQ
LCALL  GETTF ; CALCULATE TF
LCALL  LOADDATA_LCD ; DISPLAY DATA TO LCD
LCALL  LOADDATA_GUI
LCALL  KEYDETECT
CALL   TX,#0000
LCALL  DELAY
CALL   BRACK

```

```

LDB     BRACK,#0

```

```

CALL   DELAY,#100

```

```

S:          LDB     PREVKEY,#0
           INCB    PAGE_NO
           CMPB    PAGE_NO,#MAXPAGE
           JLT     OKD
           LDB     PAGE_NO,#0
0:          RET

```

TBUFF: EQU \*

```

LD     UNITS,#0
LD     UNITSDEC,#0
LD     KW_FRAC,#0
LD     KW_FRAC+2,#0
LDB    PAGE_NO,#0
LDB    PREVKEY,#0
LD     INTCNT,#0
LD     EDGEcnt,#0
LD     EDGEcnt1,#0
LD     SUM0,#0
LD     PULSE,#0
LD     SUM0+2,#0
LD     FREQ,#0
LD     FREQDEC,#0
LD     PF,#9999
LD     PFDEC,#9999H
LD     UNITCNT,#50
RET

```

ITINT: EQU \*

```

LDB    HSI_MODE,#00000001B
LDB    IOC0,#00000001B
LDB    IOC1,#00100000B
LDB    INT_MASK,#00010000B ; ONLY HI SPEED O/P INTR,AD
LDB    INT_PENDING,#00010000B ; ONLY HI SPEED O/P INTR
LDB    INT_MASK,#00000100B ; ONLY HI SPEED O/P INTR,AD
LDB    INT_PENDING,#00000100B ; ONLY HI SPEED O/P INTR
EI
RET

```

SELECTANC: EQU \*

READ ALL 8 CHANNELS AND STORE IN MEMORY

```

LDB    CHAN,#000
LDB    CHANNEL,CHAN
LDB    AVEANC
LDB    NOC,CHAN
LDB    NOT
LDB    NOT,#
LDB    AVEANC
LDB    AVEANC
LDB    CHAN,#
LDB    AVEANC
LDB    AVEANC

```

```

DATA: EQU *
LD AVEVOLT,#0 ;INITIALISE AVEVOLT
LD AVEAMP,#0 ;INITIALISE AVEAMP

LD AX,QADC+14[0] ;DATA FROM CH1
MUL AX,#1000
DIVU AX,#2048
ST AX,VOLT_R

LD AX,QADC+12[0] ;DATA FROM CH2
MUL AX,#1000
DIVU AX,#2048
ST AX,VOLT_Y

LD AX,QADC+10[0] ;DATA FROM CH3
MUL AX,#1000
DIVU AX,#2048
ST AX,VOLT_B

LD AX,QADC[0] ;DATA FROM CH4
MUL AX,#1000
DIVU AX,#1024
ST AX,AMP_R

LD AX,QADC+2[0] ;DATA FROM CH5
MUL AX,#1000
DIVU AX,#1024
ST AX,AMP_Y

LD AX,QADC+4[0] ;DATA FROM CH6
MUL AX,#1000
DIVU AX,#1024
ST AX,AMP_B

ADD AVEVOLT,VOLT_R
ADD AVEVOLT,VOLT_Y
ADD AVEVOLT,VOLT_B
EXT AVEVOLT
DIVU AVEVOLT,#03 ;AVERAGE VOLTAGE

ADD AVEAMP,AMP_R,AMP_Y
ADD AVEAMP,AMP_B
EXT AVEAMP
DIVU AVEAMP,#03 ;AVERAGE CURRENT

LD AX,VOLT_R
LCALL BCDCON
LD VOLT_RDEC,BX
LD AX,VOLT_Y
LCALL BCDCON
LD VOLT_YDEC,BX
LD AX,VOLT_B
LCALL BCDCON
LD VOLT_BDEC,BX

LD AX,AMP_R
LCALL BCDCON
LD AMP_RDEC,BX
LD AX,AMP_Y

```