
SATELLITE DISH POSITIONER **USING** REMOTE CONTROL



P-1337

Project Report

Submitted by

JAGANATHAN S

PREMKUMAR B

RANGANATHAN K

RANJIT K

SARAVANAN V.A

Guided by

Ms. R. LATHA EE.

(Lecturer E.C.E.)

1997-98

Submitted in partial fulfilment of the requirements

for the award of the cegree of

BACHELOR OF ENGINEERING

IN ELECTRONICS AND COMMUNICATION ENGINEERING

of the Bharathiar University Comparare

FACULTY OF ELECTRONICS AND COMMUNICATION ENGINEERING Kumaraguru College of Technology

COIMBATORE-643 006

0

Department Of Electronics and Communication Engineering

KUMARAGURU COLLEGE OF TECHNOLOGY

Coimbatore - 641 006.

PROJECT REPORT 1997-'98

CERTIFICATE

This is to certify that the Project Report entitled

"SATELLITE DISH POSITIONER USING REMOTE CONTROL"

is bonafide work done by

PREMICUMAR &

MR.

INPARTIAL FULFILMENT OF THE REQUIREMENTS FOR THE AWARD
ON THE DEGREE OF BACHELOR OF ENGINEERING IN

ELECTRONICS & COMMUNICATION BRANCH OF THE BHARATHIAR UNIVERSITY

HEAD OF THE DEPARTMENT

FACULTY GUIDE

Certified that the candidate was examined by up in the Project Work and

Viva Voce Examination held on 15 68 and the University Register Number was 652700514, 218, 219

INTERNAL EXAMINER

EXTERNAL EXAMINER

0

ACKNOWLEDGEMENT

Gurur Brahma Gurur Vishnu Gururdevo Maheshwara Gurur Shakshath Parabrahma Thasmai Sri Guravae Namaha

The essence of success is dedication to one's duty, but there are people who work behind the scene for realisation and betterment of an endeavour undertaken. They do not reap the rewards of success. But surely without them, duty undertaken would be incomplete.

People who have contributed to the successful completion of our project need a special mention in this page.

Our sincere gratitude goes to our principal Dr.Subramaniam,
B.E., Msc (Engg),. Ph.d, S.M.IEEE for his permanent support
rendered through out the project.




We extend our hearty gratitude to Prof.M.Ramasamy, M.E.,MISTE,MIEEE (USA),M.I.E our head of the department, who is the main source of inspiration for us to under take this project in communication side.

Our sincere thanks to our guide Ms.R.Latha, B.E., lecturer, ECE department for being the pillar of strength and support through out the course of the project.

Our acknowledgement would be incomplete if we don't thank Mr. K.Paramasivam, Managing Director, Comtek Antennas, who enlightened us on the nuances in the field of satellite communication. His reassuring personality always enlivened us whenever we got stuck up during the progress of our project.

Also our thanks goes to Mr.Guru for the meticulous pains he took in designing our PCB.

Finally our thanks to all our friends and well wishers whose constructive criticism and timely suggestions added a touch of perfection to this endeavour.



CONTENTS

SYNOPSIS

CHAPTER - 1 DISH POSITIONER

- 1.1 Introduction
- 1.2 features

CHAPTER - 2 BLOCK DIAGRAM AND DESCRIPTION

- 2.1 Functional Description
- 2.2 Pin Description of IC BT8401
- 2.3 Dish programming Procedure
- 2.4 Operating Procedure
- 2.5 Manufacturing Test Procedure

CHAPTER - 3 CIRCUIT DIAGRAM AND DESCRIPTION

CHAPTER - 4 HARDWARE

- 4.1 Display section
- 4.2 Control section
- 4.3 remote control unit
- 4.4 power supply

CHAPTER - 5 CONCLUSION

CHAPTER - 6 BIBLIOGRAPHY

APPENDIX - A

APPENDIX - B

<u>INTRODUCTION</u>

IC8401 is an Application Specific IC used to control and position a motor to specified locations based on feedback recieved from motor. Here, we utilise it to position a satellite dish. The motor action is simulated on a CRO.

The IC can be used to program any position of
the dish and the position is memorised. The
programming is done by using command switches
present in the front panel. The position number is
indicated on the display and buzzer beeps when position
is reached. The limiting positions of the dish is set by the
limit switch and when the dish reaches the limiting

position it is indicated by a 'beep' from the buzzer. 22 positions can be memorised. The dish is operated to the required positions either by utilising the switches on the front panel or by using a remote control. Power fail circuit enables to store the position memorised upon power restoration. The direction of movement can be gauged by two direction indicating LED's and another two LED's are used for indicating power on/off for the motor and the entire system.

RATINGS

** Supply voltage

** Supply current <3mA

** Soldering temperature 300 degree C

5VDC

FEATURES

- ** Automatic positioning of motor
- ** Memorizes 22 motor drive positions.
- ** Uses square wave feedback
- ** Indication of movement direction
- ** Display to indicate motor position
- ** Remote control capability
- ** Status unaffected by power failure
- ** Three key operation and control

SYNOPSIS

Use of radio relay techniques and radio repeaters has become very prominent in entending the range of a communication setup. Whether it is atelephone channel or a TV programme or even a fascimile signal, all of these fail to reach the users at considerable distance from the transmitting point. Unless these signals are repeated at requiste intervals, ie the signal are recieved, processed & retransmitted towards the destination. The concept of entending the range of a communication setup by repeating the signal has been in use for quite sometime now.

Satellite communication has emerged out of the same concept. A satellite is a type of repeater located above

satellites will rule the world of communications in the last decade of the twentieth century & perhaps be the sole agent in the twenty first. Today, scores of communication • satellites from various countries are orbitting around the earth & providing a continous mode of communication from one point of the globe to the other. Thus the world has shrunk with the advent of satellite communications.


Our project is a small addition to the gargantuan world of satellite communications.

using IC8401, a satellite dish can be positioned at a point, where the reception is clear, and its position is automatically memorised using square wave feedback.

Dish movement is also indicated. Additionally remote control capability is provided, which gives the operator, the ability to position the dish in the required direction from one's room. This represents the cheapest method to

obtain real time positioning of dish. With the status being unaffected by power failure.

BLOCK DIAGRAM



BLOCK DIAGRAM - DESCRIPTION

The motor positioner may be used as a satellite dish positioning controller. As indicated in the block diagram, the controller accepts inputs from the previous, West/Next and mode keys. position feedback from the 555 timer is also received by the controller. The controller operates the on/off and direction changing relays to position the dish. The current position is indicated by a digital display. During dish operation, the LEDs indicate dish movement and direction. In the memorize mode both the direction LEDs are on.

During inching towards a particular position, the appropriate direction LED is lit. The BT8401 may also be used as a controller for similar applications where motor positions need to be memorized.

2.1 FUNCTIONAL DESCRIPTION

The BT8401POS is a single chip solution to positioning of a satellite dish using a motor with a square wave feedback mechanism.

The advantage of using the BT8401 is reliable positioning of the dish even in adverse conditions and with intermittent power failure. Two other Ics are also used to provide the numeric display of the satellite location, as a two digit number. The IC also accepts input from a remote controller for previous and next positions.

The functional block diagram above shows how the satellite dish positioner is controlled by the BT8401 IC. The feedback signal from 555 timer, which is used to simulate the motor action on CRO, is given to the signal input pin of IC8401.

The count value is memorized during programming.

The feedback signal from the 555 is conditioned before being input to the BT8401. The required satellite position is selected by the command switches and the requested position number is indicated by the two digit display.

During operation, a satellite number is selected and the motor is energised in either the forward or the reverse direction by the relays.

The first relay is used for the direction change. The second relay is for motor on/off and the third relay is for the unit on/off.Limit switches are used to sense the home and end positions as well as to provide protection in case of relay failure.

The power fail indication circuit provides a signal to the .


BT8401POS. During operation or positioning, if a power fail is detected, the current position is memorized and the system

shuts down. Upon power restoration, the dish is made to go to the home position and then it is moved to the specified location—before power fail occured.

The beeper sounds when the dish reaches the home position as well as during programming of the dish positions.

The remote control reciever output is connected to the BT8401 which allows changing the dish position by using a remote control transmitter. Programming functions are not available through the remote controller. The unit can be turned on off using the remote controller as well as position the dish to the previous or next positions of the satellite. The unit can also be turned on or off using the mode key on the front panel of the unit.

PIN DIAGRAM



2.2 PIN DESCRIPTION OF 1C8401

| Pin No. | Pin Name | I/O | Description |
|---------|----------------|-----|--|
| 1 | MOTOR | o | Controls the motor on/off relay. |
| 2 | DIRECTION | o | Controls the direction change relay. |
| 3 | POWER | o | Turns the unit on or off. |
| 4 | RESET | 1 | Resets the system. |
| 5 | GROUND | | Ground. |
| 6 | SIGNAL I/P | 1 | Recieves output information (feedback). |
| 7 | MOTOR | I | Monitors motor on or off condition and |
| 8 | SWITCH | I | Receives input commands from the |
| 9 | SWITCH | I | Receives input commands from the |
| 10 | MODE | I | Receives input commands from the |
| 11 | CLOCK OUT | o | operator Clock output for display segments. |
| 12 | DISPLAY | o | Resets the display. |
| 13 | REMOTE | I | Remote control input. |
| 14 | VBB | | Power supply voltage input at 5VDC. |
| 15 | OSC OUT | o | Oscillator output. |
| 16 | OSC IN | I | Oscillator input |
| 17 | NEXT/WEST | o | Output to Led for direction indication. |
| 18 | PREVIOUS /EAST | O | Output to Led for direction indication. |

2.3 OPERATING PROCEDURE FOR SATELLITE

DISH POSITIONER

- Switch ON system either by the MODE key or by using the remote control ON/OFF key.
- 2. Select the required satellite position—by—pressing
 the NEXT or PREVIOUS keys. The selected number appears
 on the display and the dish moves to the appropriate
 position. During dish movement, the direction LED is lift.

 After reaching the required position, all LED'S except the
 power LED go off.
- 3. You can fine tune the position by holding the NEXT or PREVIOUS keys for more than 2 seconds.
- 4. The remote controller may be used to position the
 PREVIOUS or NEXT position or turn the unit ON or OFF.

2.4 DISH PROGRAMMING PROCEDURE FOR SATELLITE

POSITIONER

- 1. Switch ON the system using the MODE key on the front panel.
- 2. Press the MODE key. The east and west LEDs will glow to indicate PROGRAMMING mode.
- 3. Press the MODE key with the EAST key. The satellite dish will move until it reaches the extreme East end and stop after reaching the limit switch. The beeper beeps once to indicate limit reached. When the end limit is reached, the display will read 0.
- 4. To start memorizing the satellite positions, press and hold the

 WEST key until the first satellite position is reached. You can

 fine tune the position by pressing the EAST key or WEST key

 until the required position is reached. Once the final position is

 reached press ONLY THE MODE key to memorize this

 location. The unit will BEEP once to indicate correct position

 memorization and the display will indicate position 1.

 Simillarly position the dish to other satellite positions by

pressing the East key or West key to reach the required positions.

The corresponding satellite positions will be displayed as numbers. A total of 22 satellite positions may be memorized. The satellite dish will not move beyond the maximum limit switch position on the west side.

- 5. To EXIT the programming mode, press the MODE+WEST keys. The satellite dish will move until position 01 is reached and the unit will exit the programming mode.
- 6. To INSERT a new satellite position, press the MODE key in the last satellite position to enter the programming mode and press the East or West key. Press the MODE key to memorize the new position and repeat STEP 4. The remote controller cannot be used for programming.

2.5 MANUFACTURING TEST PROCEDURE

- 1. Solder bridges, open and missing components were checked before proceeding with testing. Shorts between the power supply pins-TP1,TP2 and TP3 were checked.
- Power is turned on to the unit with the BT8401 IC not inserted. The power on LED lit up. Power supply is verified at 5VDC between TP1 and TP2 and 12VDC between TP1 and TP3.
- 3. Power is turned off and plugged in the BT8401. Power is turned on. MODE key is pressed once. The WEST and EAST LEDs lit up.MODE key is pressed again and the LED's go off.
- 4. Mode key is pressed to enter the programming mode and west key is only pressed. The power relay goes on.
- 5. While the dish is rotating, press the limit switch located at the end towards which the dish is rotating. The dish stops, thereby connection is checked to be correct.
 - 6. Now the test is completed by going through the programming and operating procedure's.

CIRCUIT DIAGRAM: DESCRIPTION

The input to the IC8401 are mains input, power fail circuit, power supply, remote control unit, signal conditioning circuit, mode switches and the output of IC8401 are two common cathode LED display, buzzer, four LED's.

The main components in the diagram consist of IC CD 4033B which is used to provide the seven segment code to two common cathode displays. There are 4 LED 's and 3 push button switches to indicate the direction of moment of dish and on/off condition of motor and entire system.

The dish positioner IC 8401 is used to control and position the dish. It receives a feed back input from the signal conditioning circuit, called the signal i/p, which

provide the necessary reset to IC8401 when power goes off. The dish positioner IC can be controlled by remote control also by using the next and previous buttons.

The motor action is simulated on aCRO by a 555 timer. The reset pin of a 555 timer is connected to motor on/off pin of IC8401 .555 timer provides pulses which can be viewed on a CRO ,when ever motor on/off pin is high.

The entire system is powered by +5 v &+12 v .This is providede by a 18-0-18 v transformer.The input to the IC is +5v.

HARDWARE

Hardware section of Dish Positioner consists of four sections. They are

- 1.DISPLAY SECTION
- 2.CONTROL SECTION
- 3.REMOTE CONTROL UNIT
- **4.POWER SUPPLY**

4.1 DISPLAY SECTION

It consists of CD4033 Decade counter and two 7- segment LED common cathode displays, one for LSB & one for MSB. There are 3 push button switches, one to indicate the mode, another to indicate the west direction of dish movement/next

position and the last one to indicate east direction of dish/previous position. It also consists of 4 LED's one to indicate motor on/off, another to show power on/off for the entire system, and the last two to indicate the east and west direction.

IC CD4033B

CD4033B consists of a Johnson (5 stage) decade counter and an output decoder which converts the Johnson code to a 7 segment decoded output for driving one stage in a numerical display. These devices are particularly advantageous in display applications where low power dissipation & low package counter.

Input's to CD4033B are clock, reset and clock inhibit. Output's from CD4033B are carry out and 7- decoded O/P's(a,b,c, d,e,f,g). Signal's specific to the CD4033B are RIPPLE- BLANKING INPUT AND LAMPTEST INPUT and a RIPPLE- BLANKING OUTPUT.


A high RESET signal clears the decade counter to its zero count. The counter is advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low.

Counter advancement via the clock line is inhibited when the clock INHIBIT signal is high. The CLOCK inhibit signal can be used as a negative edge clock if the clock line is held high.

Anticlock gating is provided on the JOHNSON counter, thus assuring proper counting sequence. The CARRY-OUT (C-out) signal of CD4033B used to drive LSB of display is given to the next CD4033B. The seven decoded output,s (a,b,c,d,e,f,g) illuminate the proper segments in a seven segment display device used for representing the decimal numbers 0 to 9. IC8401 provides the display clock signal to drive the CD4033B. CD4033B can be driven by 0-6 mhz signal.

When the dish reaches the position desired ,display clock is enabled. When the clock inhibit is low, and if the display clock from BT8401IC is positive, then there will be a count advancement. This count advancement is indicated on the 7-segment LED display. A high reset signal clears the decade counter to its 0 count. When power fails, the programmable timer provides a reset to IC8401 which then provides the high display reset output to CD4033B.

This makes the 7-segment display to change to 00. Clock inhibit when high, inhibits any change in the count—whenever—clock



クーン C イスタン とりたらりー

input changes. So here ,it is grounded so that count changes as clock input is high.

Carry out signal completes one cycle every ten clock input cycles, and is used to clock the succeeding decade directly in a multi-decade counting chain, when the first CD4033, recieves the tenth clock pulse, the carry out signal is given as clock to the next CD4033, there by activating the MSB of the display.

The 7-decoded output's provide the 7-segment code to light the corresponding digits on the display.

DISPLAY LED

The led displays used here are common cathode displays. For a common cathode display, a high is applied to a segment to turn it on. When a BCD code is sent to the inputs of the CD4033, it outputs high on the segments required to display the number represented by the BCD code. The function of multiplexing diplays is that segment information is sent out to all of the digits but only one display is turned on at a time.

SWITCHES

The push button switches are used both in the programming and in the operation mode for defining the mode, the direction of dish & to change the position of the dish. These switches are directly connected to 1C8401 pins, Mode select, switch prev/east, switch next/west.

These switches are prevented from tristate operation by using a RC circuit. When the switch is not pressed, the connection is grounded. When switch is pressed, supply current flows to the switches, thereby operating it.

LED's

The 2 LED's for indicating the direction of dish movement are given directly from the IC8401. They indicate the east and west direction. The power status LED is also given directly. When system is on, power LED glows.

Motor on/off LED glows based on the change over of motor on relay. This is sensed by IC8401 and provides the input to Motor on LED to glow.

4.2 CONTROL SECTION

Control section consists of the main IC 8401 which is used to control and positon the dish based on feedback called signal input. It also consists of a signal conditioning circuit which provides the square wave feed back signal.

There is a programmable timer IC4541 to provide reset

pulses to IC8401. A crystal provides the neccessary

synchronising pulses of frequency 1.8432 MHZ. The IC8401

can be controlled by remote controller which can be used to

get the next and previous position of the dish and It is not used

for programming the positions. A buzzer is used

to indicate the limiting position of dish and it also rings

when a position is memorised. It also consists of relay

drivers which is used to limit the output current in order

to drive the relay. The remote is used to control the next and previous positions of the satellite dish.

The RCA-CD4541B programmable timer consists

of a 16-stage binary counter, an oscillator that is

controlled by external R-C components(2-resistors and a

capacitor) an automatic power-on reset circuit, and output

control logic. The counter increments on positive edge

transitions and can also be reset via the MASTER RESET


input.

The output from this timer is the Q or Q output from the 8th counter stage. The desired stage is chosen using time -select inputs A and B (A=0; B=0; No.of.stages(N)=13; count (2^N)=8192;). The output is available in either of the two modes selectable via the Mode input pin 10(PIN 5=auto reset on; PIN 6=master reset off; PIN 9= output initially low after reset (q); PIN 10 = single transition mode. All pins are in logic 0 level i.e grounded.). With the mode input set to logic 0 and

after a MASTER RESET is initiated, the output (assuming q output has been selected) changes from a low to a high state after 2^(N-1) counts and remains in that state untill another MASTER RESET pulse is applied or the MODE input is set to a logic 1.

Timing is initialised by setting the AUTO RESET input (pin 5) to logic 0 and turning power on. The AUTO RESET consumes an appreciable amount of power.

The Rc oscillator—oscillates with a frequency determined by the R-c network and is calculated using $f{=}1/(2.3~RtcCtc)=7.348~sec's~where~f~is~between~1~khz$ and 100 khz .



IC8401

When system is on, the power status pin is enabled and power on LED lights up. Oscillator pins are provided with the synchronising signals from crystal. IC is provided with +5v supply. The initial indication on LED is 00. When either of the switches east/prev or west /next in the remote controller are pressed the dish rotates to the next or previous position. Motor on LED lights up.

When motor power is switched on the direction select pin will be enabled. Depending on the direction, the east or west LED's glow as the dish moves. When mode switch is pressed the mode select pin is enabled indicating the

start ofprogramming or operation mode. Motor status pin is used to light up the motor on/off LED. It also recieves the feedback

rotating the motor on/off LED is switched off. Signal input is the feedback from 555 timer to IC8401. The motor power signal is given to reset pin of 555. When motor power signal is enabled, the 555 timer produces a series of pulses which are then given to the signal input of IC8401. When motor power is disabled, 555 timer is reset.

Signal conditioning circuit contains a common emitter configuration transistor inverting amplifier. Here, it gets the pulses for the corresponding position from the 555 timer and amplifies, inverting it and sends it to the signal input pin of IC8401.

Once the dish has reached a particular position.

display clock pin which is enabled, is given to the buzzer through a diode. It is used to prevent any negative signals getting in to the buzzer.

RELAY DRIVERS

when the amplifier's input terminal goes HIGH, relay drivers turn ON the transistor and picks the relay. This arrangement does provide electrical isolation between logic and output circuits.

3. REMOTE CONTROL UNIT

PRINCIPLE OF OPERATION

Recent trend in remote controlled operation is to

use infra red (IR) rays and a special binary (0&1) coding

mechanism. The code intensity and the wavelength of

the IR wave, helps to select the different functions.


Depending on the key pressed, the signal is sent out

by the IR source, normally a diode

It generates a code in the parallel format. This is

converted to a series format by a shift register.

This signal is received by photosensitive devices such as an avalanche photo diode at the receiver. Here another shift register is used to control the code back



BLOCK DIAGRAM FOR AN INFRARED REMOTE

CONTROL SYSTEM

POWER SUPPLY

To provide a stable DC voltage for powering the circuit, we use IC voltage regulator's (7812) and (7805).

A general block diagram of power supply is given below.

It consists of transformer, rectifier, filter and regulator.

For our circuit we need +12V and +5V. We use a step

down transformer of 18-0-18 volt rating. Output of 18 Volt

secondary is given to the centre tapped full wave rectifier

circuit. Rectifier output consists of pulsating DC. To

remove Undesirable AC components it is passed through

a filter capacitor is used to reduce inductive effects

due to long leads and coils. The other capacitor is used

to improve the transient response of the regulator output.

78xx series are three terminal ,positive fixed voltage regulators. There are seven output voltage options available


such as 5,12 v etc. In 78xx the last two numbers indicate the output voltage, these regulators are available in two types of packages.


Metal package (TO-3type)

Plastic package (TO-220 type).

A capacitor is usually connected between input terminal and ground to reduce the inductive effects and an output capacitor to improves the transient response.

To get the output of +5v the output of 7812 IC voltage regulator is given to a capacitor filter and then given to 7805 IC voltage regulator which is used to obtain regulated output of +5v.





CONCLUSION

The satellite dish positioner is construted and tested.

Different positions of the dish, which are required

are memorized and dish is positioned at these points.

Its cost effectiveness in positioning, gives enormous scope for usage in many industrial applications requiring accurate positioning of the motor.

The advantage is that the position remains memorised even when power fails.

Another application is X-Y table where 2 motors are used for x& y axis. The XY location may be mentioned for repetitive positions by controlling the XY motors.

BIBLIOGRAPHY

- 1. CMOS integrated circuits -IC manual ssd 250-c
- 2. Electronic communication by Robert L. Shrader
- 3. Electronic devices and components & fabrication by

Anasurya Kalavar

- 4. Linear integrated circuits by D.Roy Choudury & Shail jain
- 5. Microprocessor and interfacing by Douglas V. Hall.
- 6. Practical relay circuits by Frank J. Oliver

APPENDIX-A

The Pin details and various information about the

following IC's, that are used in this project, are given

in detail.

- 1. CD4033
- 2. CD4541

CMOS Decade Counters/Dividers

High-Voltage Types (20-Volt Rating)
With Decoded 7-Segment Display Outputs and:
Display Enable — CD4026B
Ripple Blanking — CD4033B

The RCA-CD4026B and CD4033B each consist of a 5-stage Johnson decade counter and an output decoder which converts the Johnson code to a 7-segment decoded output for driving one stage in a numerical display.

These devices are particularly advantageous in display applications where low power dissipation and/or low package count are important.

Inputs common to both types are CLOCK, RESET, & CLOCK INHIBIT; common outputs are CARRY OUT and the seven decoded outputs (a, b, c, d, e, f, g). Additional inputs and outputs for the CD4026B include DISPLAY ENABLE input and DISPLAY ENABLE and UNGATED "C-SEGMENT" outputs. Signals peculiar to the CD4033B are RIPPLE-BLANKING INPUT AND LAMP TEST INPUT and a RIPPLE-BLANKING OUTPUT.


A high RESET signal clears the decade counter to its zero count. The counter is advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advancement via the clock line is inhibited when the CLOCK INHIBIT signal is high. The CLOCK INHI-BIT signal can be used as a negative-edge clock if the clock line is held high. Antilock gating is provided on the JOHNSON counter, thus assuring proper counting sequence. The CARRY OUT (Cout) signal completes one cycle every ten CLOCK INPUT cycles and is used to clock the succeeding decade directly in a multi-decade counting chain. The seven decoded outputs (a, b, c, d, e, f, g) illuminate the proper segments in a seven


Features:

- Counter and 7-segment decoding in one package
- Easily interfaced with 7-segment display types
- Fully static counter operation: DC to 6 MHz (typ.) at V_{DD}=10 V
- Ideal for low-power displays
- Display enable output (CD4026B)
- "Ripple blanking" and lamp test (CD4033B)
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Schmitt-triggered clock inputs
- Meets all requirements of JEDEC Tentative Standard No.13A, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications


- Decade counting 7-segment decimal display
- Frequency division 7-segment decimal displays
- Clocks, watches, timers
 (e.g. ÷60, ÷ 60, ÷ 12 counter/display)
- Counter/display driver for meter applications






segment display device used for representing the decimal numbers 0 to 9. The 7-segment outputs go high on selection in the CD4033B; in the CD4026B these outputs go high only when the DISPLAY ENABLE IN is high.

TERMINAL DIAGRAMS



CD4026E



CD40335

MAXIMUM RATINGS, Absolute-Maximum Values:

| MAXIMUM RATINGS, Absolute-Maximum Values. |
|---|
| DC SUPPLY-VOLTAGE RANGE, (VDD) -0.5 to +20 V {Voltages referenced to Vss Terminal} -0.5 to VDD +0.5 V |
| \(\begin{align*} \text{Voltages referenced to Vss Terminal} \\ -0.5 to V_DD + 0.5 V \\ INPUT VOLTAGE RANGE, ALL INPUTS \\ \text{\$\pm\$-10 mA} \\ \$\pm |
| INPUT VOLTAGE RANGE, ALL INPUTS |
| DC INPUT CURRENT, ANY ONE INPOT |
| POWER DISSIPATION PER PACKAGE (PD): 500 mW |
| POWER DISSIPATION PER PACKAGE (PD): For T _A = -40 to +60°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW |
| For T _A = -40 to +60°C (PACKAGE TYPE E) |
| For T _A = +60 to +85°C (PACKAGE TYPE S) |
| For TA = +100 to +125°C (PACKAGE TITES D.T.R.) |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR For T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) |
| FOR TA = FULL PACKAGE-TEMPERATURE HANGE (AIL FACKAGE 17) |
| OPERATING-TEMPERATURE RANGE (TA): -55 to +125°C |
| OPERATING-TEMPERATURE RANGE (14): -55 to +125°C PACKAGE TYPES D, F, K, H40 to +85°C |
| PACKAGE TYPES D, F, K, H |
| STORAGE TEMPERATURE BANGE URIGITATION TO THE STORAGE URIGITATION TO THE STO |
| LEAD TEMPERATURE (DURING SOLDERING): +265°C |
| LEAD TEMPERATURE (DURING SOLDERING): +265°C At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. +265°C |
| |

MENDED OPERATING CONDITIONS

inum reliability, nominal operating conditions should be selected so that operation is

within the following ranges:

| within the following ranges: | VpD | | UNITS | |
|---|---------------|------------------|-----------------|-----|
| CTERISTIC | (V) | MIN. | MAX. | |
| Voltage Range (For T _A = Full Package perature Range) | | 3 | 18 | ٧ |
| iput Frequency, fCL | 5 10 15 | - - | 2.5 5.5 8 | MHz |
| ulse Width, ^t WCL | 5 10 15 | 220 100 80 | - - - | |
| ise and Fall Time, 4CL/4CL | 5 10 15 | - - - | Unlimited | |
| nhibit Set Up Time, t _{SU} | 5 10 15 | 200 50 30 | - - - | ពន |
| ulse Width, ^t W | 5 10 15 | 200 100 50 | - | |
| emoval Time | 5 10 15 | 30 15 10 | - - - | |

C ELECTRICAL CHARACTERISTICS

| CELECTR | TRICAL CHARACTERISTICS LIMITS AT INDICATED TEMPERATURES (°C) | | | | | | | | | | |
|--------------------|---|----------------|------------|-------------|---------------|------------------------------|-------|--------------|-------------------|----------------|----------|
| | COND | ITION | s | | | NDICA 25, +125 +25, +8 | | | ckage | ages | UNITS |
| RACTER- | _ | | | | | | | | | | |
| 10 | Vo | VIN (V) | VpD (V) | -55 | -40 | +85 | +125 | Min. | Тур. | Max. | |
| | (V) | 0,5 | 5 | 5 | 5 | 150 | 150 | | 0.04 | 5 | |
| ant Device | | | 10 | 10 | 10 | 300 | 300 | | 0.04 | 10 | μΑ |
| ent, | | 0,10 | 15 | 20 | 20 | 600 | 600 | | 0.04 | 20 | |
| D Max. | | 0,15 | 20 | 100 | 100 | 3000 | 3000 | - | 6.08 | 100 | |
| | | 0,20 | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 | | |
| t Low | 0.4 | 0,5 | | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 | | |
| k) Current | 0.5 | 0,10 | 10 | 4.2 | 4 | 2.8 | 2.4 | 3,4 | 6.8 | | |
|)∟ M⊦n. | 1.5 | 0,15 | 15 | | <u> </u> | -0.42 | -0.36 | -0.51 | -1 | | mA |
| r High | 4.6 | 0,5 | 5 | -0.64 | -1.8 | -1.3 | -1,15 | -1.6 | -3.2 | Ţ <u>_</u> _ | |
| urce) | 2.5 | 0,5 | 5 | -2 | -1.5 | 1.1 | -0.9 | -1.3 | -2.6 | | |
| rent, | 9.5 | 0,10 | 10 | -1.6 | -4 | -2.8 | -2.4 | -3.4 | -6.8 | - | <u> </u> |
| oH ^{Min.} | 13.5 | 0,15 | 15 | -4.2 | - | | | | 0 | 0.05 | |
| jt Voltage: | - | 0,5 | 5 | <u> </u> | | .05 | | | 0 | 0.05 | 1 |
| v.Level, | | 0,10 | 10 | <u> </u> | | .05 | | | - | 0.05 | 1 , |
| OL ^{Max.} | | 0.15 | 15 | | | .05 | | 4.95 | 5 | | - V |
| it Völtage: | | 0,5 | 5 | | | .95 | | 9.95 | 10 | | 1 |
| h-Level, | | 0,10 | 10 | | - | .95 | | 14.95 | 15 | | 1 |
| H Min. | <u> </u> | 0,15 | 15 | T | | 4.95 | | 14.55 | | 1.5 | |
| Low | 0.5, 4.5 | | 5 | | | 1.5 | | | | 3 | 1 |
| tage. | 1, 9 | | 10 | T | | 3 | | | | 4 | 1 |
| IL Max. | 1.5,13.5 | | 15 | | 4 | | | | | | - V |
| | 0.5, 4.5 | - - | 5 | 3.5 | | | | 3.5 | | + | 4 |
| : High Itage, | 1, 9 | _ | 10 | | 7 | | | | _ | - | ┥ |
| tage, IH Min. | 1.5,13.5 | | 15 | | | 11 | | 11 | | + | + |
| Current Max. | | 0,18 | 18 | ±0.1 | ±0.1 | ±1 | ±1 | | ±10 ⁻⁵ | ±0.1 | μΑ |

CD4026B, CD4033B Types

CD40268

When the DISPLAY ENABLE IN is low the seven decoded outputs are forced low regardless of the state of the counter. Activation of the display only when required results in significant power savings. This system also facilitates implementation of display-character multiplexing.

The CARRY OUT and UNGATED "C-SEGMENT" signals are not gated by the DISPLAY ENABLE and therefore are avail-This feature is a reable continuously. quirement in implementation of certain divider functions such as divide-by-60 and divide-by-12.

CD4033B

The CD4033B has provisions for automatic blanking of the non-significant zeros in a multi-digit decimal number which results in an easily readable display consistent with normal writing practice. For example, the number 0050.0700 in an eight digit display would be displayed as 50.07. Zero suppression on the integer side is obtained by connecting the RBI terminal of the CD40338 associated with the most significant digit in the display to a low-level voltage and connecting the RBO terminal of that stage to the RBI terminal of the CD4033B in the next-lower significant position in the display. This procedure is continued for each succeeding CD4033B on the integer side of the display.

On the fraction side of the display the RBi of the CD4033B associated with the least significant bit is connected to a low-level voltage and the KBO of that CD40338 is connected to the RBI terminal of the CD4033B in the next more-significant-bit position. Again, this procedure is continued for all CD4033B's on the fraction side of the display.

In a purely fractional number the zero immediately preceding the decimal point can be displayed by connecting the RBI of that stage to a high level voltage (instead of to the RBO of the next more-significant-stage). For example: optional zero -> 0.7348. Likewise, the zero in a number such as 763.9 can be displayed by connecting the RBI of the CD4033B associated with it to a highlevel voltage

Ripple blanking of non-significant zeros provides an appreciable savings in display nower.

The CD4033B has a LAMP TEST input which, when connected to a high-level voitage, overrides normal decoder operation and enables a check to be made on possible display malfunctions by putting the seven outputs in the high state.

The CD4026B- and CD4033B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 18lead dual-in-line plastic packages (E suffix). 16-lead ceramic flat packages (K suffix). and in chip form (H suffix).






Fig. 1 - CD4026B logic diagram.




Fig. 2 - CD4033B logic diagram.




Fig. 6 — Typical n-channel output low (sink) current characteristics.




Fig. 7 — Minimum n-channel output low (sink) current characteristics.




Fig. 3 -- CD4026B timing diagram.




Fig. 4 - CD40338 timing diagram.




Fig. 5 - Detail of typical hip-flop stage for both types.




Fig. 8 - Typical p-channel output high (source) current characteristics.

NAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, Input t_r , $t_f = 20$ ns,

| | _ | CONDITIONS | · | L. | MITS | <u>. </u> | | |
|--|--------------------------------------|-------------|-------------------------|----------------|------|--|----------|--|
| ARACTERISTIC - | | | V _D D (V) | Min. | Түр. | Max. | UNITS | |
| OCKED OPERATION | | | | - 1 | | | | |
| | PLH ^{, t} PHL | | 5 | - | 250 | 500 | | |
| Carry-Out Line | | ** | 10 | | 100 | 200 | | |
| | | | 15 | | 75 | 150 | | |
| | | | 5 | <u> </u> _ | 350 | 700 | | |
| Decode Outlines | | | 10 | <u> </u> _ | 125 | 250 | ns | |
| Decoor | | <u></u> | 15 | | 90 | 180 | | |
| | | | 5 | | 100 | 200 | | |
| | THL ^{, t} TLH | ļ | 10 | <u> </u> | 50 | 100 | Ì | |
| Carry-Out Line | | | 15 | l – | 25 | 50 | | |
| The state of the s | nav for A | | 5 | 2.5 | 5 | <u> </u> |] | |
| aximum Clock Input Freque | uca, iCE- | | 10 | 5.5 | 11 | |] MHz | |
| | | | 15 | 8 | 16 | _ | | |
| <u> </u> | | | 5 | _ | 110 | 220 | | |
| lin. Clock Pulse Width, t _W | tW | | 10 | 1_ | 50 | 100 |] | |
| | | Ì | 15 | = | 40 | 80 | 1 | |
| | - Call Time: | | 5 | | | | | |
| lock and Clock Inhibit Rise o | t _r CL ^{, t} fCL | | 10 |] ບ | ed | ns | | |
| | 40E 10E | | 15 | 1 | | | - | |
| verage Input Capacitance, C | N | Any Inpu | t | | 5 | 7 | pF | |
| ESET OPERATION | | | | | T | T==0 | Τ | |
| ropagation Delay Time; | | | 5 | - | 275 | | - | |
| | tpl H | | 10 | | 120 | _ | - | |
| | | | 15 | - | 80 | 160 | ┥ | |
| To Decode Out Lines, | ^t PHL ^{, t} PLH | | 5 | | 300 | 600 | - | |
| THE STATE OF THE S | | | 10 | | 125 | 250 | - | |
| | | | 15 | += | 90 | 180 | ns | |
| 1in. Reset Pulse Width, | t _W | | 5 | | 100 | 120 | 4 | |
| pp. reduct only | •• | ĺ | 10 | | 50 | | 4 | |
| | · | | 15 | - | 25 | _ | \dashv | |
| lin. Reset Removal Time | | | 5 | | . 0 | | _ | |
| mm, rieset memore. | | | 10 | _ - | 0 | - | _ | |
| | | | 15 | | 0 | 10 | | |

⁴ Measured with respect to carry-out line.

ORAIN-TO-SOURCE VOLTAGE (VOS) -V

Fig. 9 — Minimum p-channel output high (source) current characteristics.




Fig. 10 — Typical propagation delay time as a function of load capacitance for decoded outputs.




Fig. 11 — Typical propagation delay time as a function of load capacitance for carry-out outputs.





Fig. 12 - Typical maximum clock input-frequency as a function of supply voltage.



PULSE GENERATOR 2 15 13 | CL | 5 12 | CL | 7 10 | CL | 7 10 | CL | 8 9 | CL | 8 9 | CL | 8 9 | CL | 10 | C

TEST PEFORMED WITH
THE FOLLOWING SEQUENCE OF


Fig. 15 - Quiescent device current.


Fig. 13 - Typical power dissipation as a function of clock input frequency.

Fig. 14 - Dynamic power dissipation test circuit for CD40338.

9205-31702

INTERFACING THE CD4026B AND CD4033B WITH COMMERCIALLY AVAILABLE LIGHT EMITTING DIODE DISPLAYS





VIH
VIL

NOTE

TEST ANY COMBINATION
OF INPUTS

92CS-2744:RI

Fig. 16 - Input voltage.






Fig. 17 - Input current.




Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch)




Dimensions and pad layout for CD40333. The photographs and diminisions of each CMOs chin represent a chip when it is part of the water. When the water is saparated into individual chips, the engle of clipavage may very with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of 1-3 mils to +16 mils applicable to the nominal dimensions shown.

INTERFACING THE CD4026B AND CD4033B WITH COMMERCIALLY AVAILABLE 7-SEGMENT DISPLAY DEVICES*

(Refer to RCA Application Note ICAN-6733 for detailed interfacing information)



The interfacing buffers shown, while a necessity with the CD4026A and CD4033A, are not required when using the "B" devices; the "B" outputs (≈ 10 times the "A" outputs) can drive most display devices directly especially at voltages above 10 V.




NEON READOUT (NIXIE TUBE*)

- 1. Alco Electronics MG19
- 2, Burroughs 85971, 87971, 88971

| TUBE REQUIREMENTS V | mA Segmen | |
|-----------------------|-----------|-------|
| Alco MG19 | | . 0.5 |
| Burroughs B5971. | | |
| Burroughs B7971 B8971 | | |

* (Trademark) Burroughs Corp.
TRANSISTOR CHARACTERISTICS
Leakage with transistor Cittoff = 0.05 mA

V(BR)CER > VT β_{do} (min.) > 30



- 1. Tung Sol DiGIVAC S/G 1 Type DT1704A or DT1705C
- 2. Nippon Electric (NEC): Type DG12E or L0915 TUBE REQUIREMENTS: 100 to 300 µA/segment at tube voltages of 12 V to 25 V depending on required brightness Filament requirement 45 mA at 1.6 V, ac or dc.
- ‡ (Trademark) Wagner Electric Co

92 CS-31711



CMOS Decade Counters/Dividers

With Decoded 7-Segment Display Outputs and: Display Enable — CD4026A Ripple Blanking — CD4033A

The RCA—CD4026A and CD4033A each consist of a 5-stage Johnson decade counter and an output decoder which converts the Johnson code to a 7-segment decoded output for driving each stage in a numerical display.

These devices are particularly advantageous in display applications where low power dissipation and/or low package count are important.

Inputs common to both types are CLOCK, RESET, & CLOCK INHIBIT; common outputs are CARRY OUT and the seven decoded outputs (a, b, c, d, e, f, g). Additional inputs and outputs for the CD4026A include DISPLAY ENABLE input and DISPLAY ENABLE and UNGATED "C-SEGMENT" outputs. Signals peculiar to the CD4033 are RIPPLE-BLANKING INPUT and LAMP TEST INPUT and a RIPPLE-BLANKING OUTPUT.

A high RESET signal clears the decade counter to its zero count. The counter is advanced one count at the positive clock signal transistion if the CLOCK INHIBIT signal is low. Counter advancement via the clock line is inhibited when the CLOCK INHIBIT signal can be used as a negative-edge clock if the clock line is held high. Antilock gating is provided on the Johnson counter, thus assuring proper counting sequence. The CARRY-OUT (Cout) signal completes one cycle every ten CLOCK INPUT cycles and is used to clock the succeeding decade directly in a multi-decade counting chain.

The seven decoded outputs (a, b, c, d, e, f, g) illuminate the proper segments in a seven segment display device used for representing the decimal numbers 0 to 9. The 7-segment outputs go high on selection in the CD4033A; in the CD4026A theses outputs go high only when the DISPLAY ENABLE IN is high.

CD4026A

When the DISPLAY ENABLE IN is low the seven decoded outputs are forced low regardless of the state of the counter. Activation of the display only when required results in significant power savings. This system also facilitates implementation of display-character multiplexing.

The CARRY OUT and UNGATED"C-SEG-MENT" signals are not gated by the DIS-PLAY ENABLE and therefore are available continuously. This feature is a requirement in implementation of certain divider functions such as divide-by-60 and divide-by-12.

CD4033A

The CD4033A has provisions for automatic blanking of the non-significant zeros in a

multi-digit decimal number which results in an easily readable display consistent with normal writing practice. For example, the number 0050.07000 in an eight digit display would be displayed as 50.07. Zero suppression on the integer side is obtained by connecting the RBI terminal of the CD4033A associated with the most significant digit in the display to a low-level voltage and connecting the RBO terminal of that stage to the RBI terminal of the CD4033A in the next-lower significant position in the display. This procedure is continued for each succeeding CD4033A on the integer side of the display.


On the fraction side of the display the R81 of the CD4033A associated with the least significant bit is connected to a low level voltage and the R80 of that CD4033A is connected to the R81 terminal of the CD4033A in the next more-significant-bit position. Again, this procedure is continued for all CD4033A's on the fraction side of the display.

In a purely fractional number the zero immediately preceding the decimal point can be displayed by connecting the RBI of that stage to a high level voltage (instead of to the RBO of the next more-significant-stage). For Example: optional zero $\rightarrow 0.7346$.

Eikewise, the zero in a number such as 763.0 can be displayed by connecting the RBI of the CD4033A associated with it to a high-level voltage.

Ripple blanking of non-significant zeros provides an appreciable savings in display power.

The CD4033A has a LAMP TEST input which, when connected to a high-level voltage, overrides normal decoder operation and enables a check to be made on possible display malfunctions by putting the seven outputs in the high state.



FUNCTIONAL DIAGRAMS

Features:

- Counter and 7-segment decoding in one page
- Easily Interfaced with 7-segment display type
- Fully static counter operation: DC to 2.5 Mm (typ.)
- Ideal for low-power displays
- Display Enabla Output (CD4026A)
- # "Ripple Blanking" and Lamp Test (CD40754
- Quiescant current specified to 15 V
- Maximum input leakage current of 1 µA at 15 V (full package-temperatura range)
- 1-V noise margin (fuit package-temperature range)

Applications:

- Decade counting/7-segment decimal display
- Frequency division/7-segment decimal displays
- Clock/watches/timera
 - $(a.g. \div 60, \div 60, \div 12 \text{ sounter/display})$
- Counter/display driver for mater applications

These types are supplied in 16-lead hermets dual-in-line peramic packages (D and f suffixes), 16-lead dual-in-line plastic race age (E suffix), 16-lead deramic flat packages (K suffix), and in only form (H suffix)

MAXIMUM RATINGS, Absolute-Maximum Values:

| STORAGE-TEMPERATURE RANGE (Tstg) |
|---|
| OPERATING TEMPERATURE RANGE (TA): |
| PACKAGE TYPES D. F. K. H |
| PACKAGE TYPE E |
| DO BURDLA VIOLYACE BANCE (Voc) |
| (Voltages referenced to Vss Terminal): |
| POWER DISSIPATION PER PACKAGE (Pg) |
| FOR TA40 to +60°C (PACKAGE TYPE E) |
| FOR TA# +60 to +85°C (PACKAGE TYPE E) Derete Linearly at 12 mW/°C to 306 mm |
| For TA = -55 to +100°C (PACKAGE TYPES D, F, K) |
| For TA = +100 to +125°C (PACKAGE TYPES D. F. K) Derate Linearly at 12 mW/C is 25 75 |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR |
| FOR TA-FULL PACKAGE-TEMPERATURE RANGE (ALL PACKAGE TYPES) |
| INPUT VOLTAGE RANGE, ALL INPUTS |
| LEAD TEMPERATURE (DURING SOLDERING): |
| At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max |

COUT (CLOCK + 10)




Fig. 1 - CD4026A logic diagram.

1VSS





Fig. 3 - CD4033A logic diegram.



6 – Minimum and typical output p-channel decoded drain characteristics ♥ V DD=10
 # 15 V.




Fig. 7 — Typical output p-channel decoded drain characteristics as a function of temperature.

CD4026A, CD4033A Types




Fig. 2 - CD4026A timing diagram.




Fig. 4 - CD4033A timing diagram.

DRAIN TO-SOURCE VOLTS (VOC VON)




Fig. 5 — Minimum and typical output p-channel decoded drain characteristics @ V DD=3.5 & 5 V.




Fig. 8 — Typical propagation delay time vs. CL for decoded ourpus.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^\circ C$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | V _{DD} | D, F, K, H Packages | | Pack | UNITS | |
|--|-----------------|------------------------|----------|-------------|----------|----------|
| | '*' | Min. | Max. | Min. | Max. | <u> </u> |
| Supply-Voltage Range (For TA = Full Package-Temperature Range) | | 3 | 12 | 3 | 12 | V |
| Clock Inhibit Setup Time, ts | 5 10 | 500 200 | - | 700 300 | - | ns |
| Clock Pulse Width, tw | 6 10 | 330 170 | - | 500 250 | - | ns |
| Clock Input Frequency, CL | 5 10 | dc dc | 1.5 3 | dc dc | 1 2 | MHz |
| Clock Rise or Fall Time, t _r CL, t _f CL | 5 | = | 15 15 | _ | 15 15 | μs |
| Reset Pulse Width, Ny | 5 10 | 330 165 | - | 550 250 | - - | ns |
| Reset Removal Time | 5 10 | 750 225 | <i>-</i> | 1000 275 | | ns |




Fig. 9 — Typical propagation delay time vs. CL for carry outputs.




Fig. 10 – Typical transition time vs. C_L for decoded outputs.

STATIC ELECTRICAL CHARACTERISTICS

| | | | | | | Limi | ts at In | dicated | Temper | etures (| <u> </u> | | | | |
|------------------------|---------|---------------|--|--|---------------------|----------|----------|--------------------|---------|--------------|--|-------|----------|--|-------|
| 1 | | Conditions | | | D, F, K, H Packages | | | | | | | | | | Units |
| Character | istic | - | 54 | VDD | | +2 | | | _40 | +2 | .5 | +85 | | | |
| • | | | | | -55 | Тур. | Limit | +125 | -40 | Тур. | Limit | | | | |
| | | (V) | (V) | (V) | 5 | 0.3 | 5 | 300 | 50 | 0.5 | 50 | 700 | | | |
| Quiescent Dev | ice | | | 5 | 10 | 0.5 | 10 | 600 | 100 | 1 | 100 | 1400 | μΑ | | |
| Current IL M | ax. | | | 10 | 50 | 1 | 50 | 2000 | 500 | 5 | 500 | 5000 | | | |
| · | | - | | 15 | 50 | <u>'</u> | | | | | | | ł | | |
| Output Voltag | e: | | 5 | 5 | | | | Тур.; 0. | | | . | | 1 | | |
| Low-Level, | | | 10 | 10 | | | 0 | Тур., О. | 05 Max | <u> </u> | | | V | | |
| VOL | | | 0 | Б | | | 4. | 95 Min. | 5 Typ | | | | ł | | |
| High Level, VOH | | | 0 | 10 | | | 9. | 95 Min. | ; 10 Ty | p | | | ├ | | |
| VOH Noise Immuni | | | | 5 | | | 1. | 5 Min.; | 2.25 Ty | p | | | | | |
| Inputs Low, | ιγ. | | - | | | | | Min.; 4. | 5 Tvp. | | _ | |] , | | |
| VNL | | | | 10 | 1.5 Min.; 2.25 Typ. | | | | | | | 7 × | | | |
| Inputs High, | | | <u> -</u> | 5_ | 3 Min.; 4.5 Typ. | | | | | | | 1 | | | |
| VNH | | | | 10 | | | | | | | | | | | |
| Noise Margin: | | 4.5 | - | 5 | 1 Min. | | | | | | † | | | | |
| Inputs Low, | | 9 | - | 10 | 1 Min. | | | | | | - ✓ | | | | |
| VNML Inputs High, | | 0.5 | - | Б | | | | 1 N | | | | | ┨ | | |
| VNMH | | 1 | += | 10 | 1 | | | 1 1 | | T = = - | T 0 00 | 0.05 | | | |
| Output Drive | Decoded | ↓ | - | 5 | 0.15 | 0.24 | 0.12 | 0.09 | 0.08 | 0.24 | 0.06 | 0.00 | 1 | | |
| Current | Outputs | | - | 10 | 0.32 | 0.5 | 0.25 | 0.18 | 0.15 | 0.5 | 0.12 | 0.06 | ٦ | | |
| n-Channel | Carry | 0.5 | 1_ | 5 | 0.12 | 0.4 | 0.15 | 0.1 | 0.095 | 0.4 | 0.08 | 0.2 | ١., | | |
| (Sink), | Output | 0.5 | 1- | 10 | 0.45 | 1 | 0.35 | 0.25 | 0.3 | <u> </u> | | -0.06 | mA | | |
| 1 _D N Min. | Decoded | 4.5 | 1_ | 5 | -0.21 | -0.28 | -0.14 | 0.1 | -0.09 | -0.28 | -0.07 -0.15 | -0.13 | 1 | | |
| p-Channel (Source), | Outputs | | | 10 | -0.45 | -0.6 | -0.3 | -0.22 | 0.2 | 0.6 | -0.18 | -0.06 | | | |
| IDP | Carry | 4.5 | 1- | 5 | -0.12 | -0.4 | -0.15 | + | -0.095 | | | -0.2 | \dashv | | |
| Min. | Output | | | 10 | -0.45 | -1 | -0.35 | -0.25 | -0.3 | 1 -! | 10.24 | 1 | + | | |
| Input Leakage | 9 | _ A | ny In | put 15 | | | ŧ | 10 ⁻⁵ T | yp., ±3 | Max. | | | μА | | |
| Min. | 1 | 9.5 | = | 10 put | | | -0.35 | <u> </u> | yp., ± | -1 I Max. | -0.24 | _ | <u> </u> | | |

AIC ELECTRICAL CHARACTERISTICS at T $_{A}$ = 25°C, input t_{r} , t_{f} = 20 ns, C_{L} = 15 pF, R_{L} = 200 k Ω

| | LIMITS | | | | | | | | |
|---------------------------------|--------------------|--|--|--------------|------|--|----------|--------------|----------------|
| ARACTERISTIC | TEST CONDITIONS | | D, F, K, H Packages | | | Ρ | | UNITS | |
| ANACIEMO | | VDD (V) | Min. | Тур. | Max. | Min. | Тур. | Max. | |
| CKED OPERATION | | | | | | | <u> </u> | | |
| agation Delay Time; | | 5 | - | 350 | 1000 | | 350 | 1300 | ns |
| t, PHL Ty Out Line | | 10 | - | 125 | 250 | | 125 | 300 | |
| 17 000 2 | | 5 | | 600_ | 1700 | | 600 | 2200 | ns |
| code Out Lines | | 10 | - | 250 | 500 | <u> </u> | 250 | 700 | |
| sition Time; | | 5 | _ | 100 | 300 | | 100 | 350 | ns |
| 1 stri H | | 10 | _ | 50 | 150 | - | 50 | 200 | <u> </u> |
| rry Out Line | | | ├ | 300 | 900 | | 300 | 1200 | πs |
| =code Out Lines | | <u>5</u> | | 125 | 350 | T- | 125 | 450 | |
| kimum Clock Input | | 5 | 1.5 | 2.5 | - | 1 | 2.5 | <u> </u> | MHz |
| requency, fCL | | 10 | 3 | 5 | _ | 2 | 5 | <u> </u> | <u> </u> |
| | } | 5 | | 200 | 330 | _ | 200 | 500 | |
| 1. Clock Pulse Width, | | | - | | 470 | _ | 100 | 250 | ns |
| K . | | 10 | | 100 | 170 | | + | 15 | - |
| xk Rise & Fall Time; | | 5 | - | _ | 15 | _ | _ | 15 | μs |
| CL, tfCL | | 10 | <u> </u> | | 15 | - - | 175 | 700 | |
| n, Clock Inhibit Set | | 5 | | 175 | 500 | | 75 | 300 | ns |
| Time, tS | | 10 | - | 75 | 200 | - | + | | pF |
| erage Input Capacitarice, CI | Any 1 | nput | - | 5 | | _ | 5 | | J., |
| ESET OPERATION | | | | | | | 360 | 1300 | Τ |
| opagation Delay Time: | | 5 | - | 350 | 1000 | <u>' </u> | | | ns |
| ԵՐԻ Ր ՆԵՐԻՐ | 1 | 10 | T- | 125 | 250 | | 125 | | _ |
| To Carry Out Line | | 5 | +- | 550 | 1400 | <u> </u> | 550 | | -1 113 |
| To Decode Out Lines | | 10 | +- | 240 | 500 | <u> </u> | 240 | | |
| In Reset Pulse Width | + | 5 | T- | 200 | 330 | | 200 | | - (1) |
| VID. HOSEL PUISA WICKI | | 10 | | 100 | 165 | <u> </u> | 100 | | |
| | | 5 | - | 300 | 750 | <u> </u> | 300 | | 1,,, |
| in. Reset Removal | | 10 | | 100 | 225 | <u> </u> | 100 | 275 | |




Fig. 11 — Typical transition time vs. C_L for carry output.




Fig. 12 – Maximum input clock frequency vs.

VDD




Fig. 13 - Typical dissipation characteristics

^{*} Measured with respect to carry out line.




Fig. 14 - Noise immunity test circuit.




Fig. 15 - Quiescent-device-current test circuit.




Fig. 16 - Input-leakage-current test circuit.

CD4541B Types

CMOS Programmable Timer

High-Voltage Types (20-Volt Rating)


Features:

- Low symmetrical output resistance, typically 100 Ω at $V_{DD}=15~V$
- Built-in low-power RC oscillator
- Oscillator frequency range: DC to 100 kHz
- External clock (applied to pin 3) can be used instead of oscillator
- Operates as 2^N frequency divider or as a singletransition timer
- Q/Q select provides output logic level flexibility
- AUTO or MASTER RESET disables oscillator during reset to reduce power dissipation
- Operates with very slow clock rise and fall times

The RCA-CD4541B programmable timer consists of a 16stage binary counter, an oscillator that is controlled by external R-C components (2 resistors and a capacitor), an automatic power-on reset circuit, and output control logic. The counter increments on positive-edge clock transitions and can also be reset via the MASTER RESET input.

The output from this timer is the Q or Q output from the 8th, 10th, 13th, or 16th counter stage. The desired stage is chosen using time-select inputs A and B (see frequency select table). The output is available in either of two modes selectable via the MODE input, pin 10 (see truth table). When this MODE input is a logic "1", the output will be a continuous square wave having a frequency equal to the oscillator frequency divided by 2". With the MODE input set to logic "0" and after a MASTER RESET is initiated, the output (assuming Q output has been selected) changes from a low to a high state after 2" counts and remains in that state until another MASTER RESET pulse is applied or the MODE input is set to a logic "1".

Timing is initialized by setting the AUTO RESET input (pin 5) to logic "0" and turning power on. If pin 5 is set to logic "1", the AUTO RESET circuit is disabled and counting will not start until after a positive MASTER RESET pulse is applied and returns to a low level. The AUTO RESET con-



- Capable of driving six low power TTL loads, three low-power Schottky loads, or six HTL loads over the rated temperature range
- Symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"

sumes an appreciable amount of power and should not be used if low-power operation is desired.

The RC oscillator, shown in Fig. 2, oscillates with a frequency determined by the R-C network and is calculated using:

$$f = \frac{1}{2.3 \; \text{R}_{\text{TC}} \text{Crc}} \qquad \text{where f is between 1 kHz} \\ \text{and 100 kHz} \\ \text{and R}_{\text{S}} \geq 10 \; \text{k}\Omega \; \text{and} \approx 2 \text{R}_{\text{TC}}$$

The CD4541B types are supplied in 14-lead hermetic dualin-line ceramic packages (D and F suffixes), 14-lead dualin-line plastic packages (E suffix), and in chip form (H suffix).

FREQUENCY SELECTION TABLE

| · A | В | No. of Stages N | Count 2 ^N |
|-----|---|--------------------|-------------------------|
| 0 | 0 | 13 | 8192 |
| 0 . | 1 | 10 | 1024 |
| 1 | 0 | 8 | 256 |
| 1 | 1 | 16 | 65536 |

TRUTH TABLE

| | STATE | | | | | | | |
|-----|------------------------|-----------------------|--|--|--|--|--|--|
| PIN | G | 1 | | | | | | |
| 5 | Auto Reset On | Auto Reset Disable | | | | | | |
| 6 | Master Reset Off | Master Reset On | | | | | | |
| | Output Initially Low | Output Initially High | | | | | | |
| 9 | After Reset (Q) | After Reset (Q) | | | | | | |
| 10 | Single Transition Mode | Recycle Mode | | | | | | |

CD4541B Types

| MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (Voc) (Voltages referenced to Vss Terminal) INPUT VOLTAGE RANGE, ALL INPUTS | - 100 V |
|--|---------------------------------------|
| MAXIMUM RATINGS, Absolute-Maximum Values: | -0.5 to +20 v |
| MAXIMUM BALTAGE BANGE. (Voo) | -0.5 to V _{po} + 0.5 V |
| MAXIMUM RATINGS, Absolute DC SUPPLY-VOLTAGE RANGE, (Voo) (Voltages referenced to Vss Terminal) INPUT VOLTAGE RANGE, ALL INPUTS | + 10 mA |
| (Voltages referenced to Vss 1911) | |
| WOLTAGE RANGE, ALL INPUTS | |
| | |
| OC SUPPLY-VOLTAGE HANGE, (V80) (Voltages referenced to Vss Terminal) INPUT VOLTAGE RANGE, ALL INPUTS. DC INPUT CURRENT, ANY ONE INPUT POWER DISSIPATION PER PACKAGE (Pb): POWER DISSIPATION PER PACKAGE TYPE E) | |
| POWER DISSIPATION PER TARE TYPE E) | Derate Linearly at 12 million mW |
| | |
| For $T_A = -40$ to $+80^{\circ}$ C (PACKAGE TYPE E) | Denta Linearly at 12 mW/° C to 200 mV |
| FOR TA = 100°C (PACKAGE TYPES U, F) | Derate Circus |
| FOR TA = -55 to +100-6 (FACKAGE TYPES D, F) | Wm 001 |
| FOR TA = + 100 to + 125 OF ADMIT TRANSISTOR | |
| | |
| PACKAGE-TEMPERATURE HANGE | -55 to + 125° C |
| DEVICE DISSIPATION FET PACKAGE-TEMPERATURE RANGE (All Package Types). FOR TA = FULL PACKAGE-TEMPERATURE RANGE (Ta): OPERATING-TEMPERATURE RANGE (Ta): PACKAGE TYPES D, F, H PACKAGE TYPE E | -40 to +85°C |
| OPERATING-TEMPERATURE | or to ±150°C |
| OPERATING-TEMPERATURE TANDE PACKAGE TYPES D, F, H PACKAGE TYPE E STORAGE TEMPERATURE RANGE (Tail) STORAGE TEMPERATURE (DURING SOLDERING): | |
| DECKAGE TYPE E | ****** |
| PACKAGE THE BANGE (Tate) | + 265° C |
| STORAGE TEMPERATURE SOLDERING): | |
| STORAGE TEMPERATURE (DURING SOLDERING): LEAD TEMPERATURE (DURING SOLDERING): 100 inch (1.59 ± 0.79 mm) from case for 10 s max | |
| PACKAGE TYPE E | |

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following

| For maximum reliability, nominal operating conditions should be | | | | | |
|--|-----|-----|----------|---------|---|
| ranges: | | LIM | IITS | UNITS | |
| CHARACTERISTIC | (V) | MIN | TYP. | V | ł |
| Supply-Voltage Range (For T _A = Full Package-Temperature Range) | | | <u> </u> | <u></u> | |





Fig. 1 — CD4541B functional diagram.

CD4541B Types

STATIC ELECTRICAL CHARACTERISTICS

| CHARAC- TERISTIC | CONDITIONS | | | LIMITS AT INDICATED TEMPERATURES (°C) Values at -55, +25, +125 Apply to D, F, H Packages Values at -40, +25, +85 Apply to E Package | | | | | | | UNITS | |
|---------------------------------------|------------|------|-----------------|---|-------|-----------|-------|-------|--------------------|------------------|--------------|--|
| 121110110 | Vo | Vin | V _{DD} | | T | | T | | +25 | | | |
| | (v) | (V) | (V) | -55 | -40 | +85 | +125 | MIN. | TYP. | MAX. | | |
| Quiescent | + `- | 0,5 | 5 | 5 | 5 | 150 | 150 | | 0.04 | 5 | 4 | |
| Device | _ | 0,10 | 10 | 10 | 10 | 300 | 300 | | 0.04 | 10 | μΑ | |
| Current. | | 0,15 | 15 | 20 | 20 | 600 | 600 | | 0.04 | 20 | | |
| -loo Max. | | 0,20 | 20 | 100 | 100 | 3000 | 3000 | | 0.08 | 100 | | |
| Output Low | 0.4 | 0,5 | 5 | 1.9 | 1.85 | 1.26 | 1.08_ | 1.55 | 3.1 | - - | 4 | |
| (Sink) Current | 0.5 | 0,10 | 10 | 5 | 4.8 | 3.3 | 2.8 | 4 | 8 | <u> </u> | | |
| los Min. | 1.5 | 0,15 | 15 | 12.6 | 12 | 8.4 | 7.2 | 10 | 20 | | _ | |
| Output High | 4.6 | 0,5 | 5 | -1.9 | -1.85 | -1.26 | -1.08 | -1.55 | -3.1 | | mA | |
| (Source) | 2.5 | 0,5 | 5 | -6.2 | -6 | -4.1 | -3 | -5 | -10 | | | |
| Current, | 9.5 | 0,10 | 10 | -5 | -4.8 | -3.3 | -2.8 | -4 | 8 | |] . | |
| I _{OH} Min. | 13.5 | 0,15 | 15 | -12.6 | -12 | -8.4 | -7.2 | -10 | -20 | | | |
| Output Voltage: | | 0,5 | 5 | _ | | 0.05 | | | 0 | 0.05 | | |
| Low-Level. | | 0,10 | 10 | _ | | 0.05 | | | 0 | 0.05 | . | |
| Vol. Max. | | 0,15 | 15 | | | 0.05 | | | 0 | 0.05 | _V | |
| Output | † | 0,5 | 5 | _ | | 4.95 | | 4.95 | 5 | _ | | |
| Voltage: | | 0,10 | 10 | | | 9.95 | | 9.95 | 10 | |] [| |
| High-Level, • | | 0,15 | 15 | _ | | 14.95 | | 14.95 | 15 | |] ! | |
| V _{oH} Min. | | | | | | | | 1,7 | | 1.5 | | |
| Input Low | 0.5, 4.5 | | 5 | | | 1.5 | | | | 3 | 1 | |
| Voltage | 1,9 | | 10_ | | | 3 | | | | 4 | 1 | |
| Vic Max. | 1.5,13.5 | | 15 | | | 4 | | | | 4 | V | |
| Input High | 0.5,4.5 | | 5 | | | 3.5 | | 3.5 | | | - | |
| Voltage, | 1,9 | | 10 | | | | | 7 | | | : | |
| V _{iH} Min. | 1.5,13.5 | | 15 | | | <u>11</u> | | 11 | - | | | |
| Input Current I _{IN} Max. | | 0,18 | 18 | ±0.1 | ±0.1 | ±.1 | 1, 1 | | ±.10 ¹⁶ | ± 9.1 | μΑ | |



TERMINAL ASSIGNMENT




Fig. 2 - RC oscillator circuit.

GD4541B Types

DYNAMIC ELECTRICAL CHARACTERISTICS, at $T_A=25^{\circ}$ C, Input $t_i,\ t_i=20$ ns, $C_L=50$ pF, $R_L=200$ k Ω

| YNAMIC ELECTRICAL CHARACT | | | | UNITS | | |
|--|--|--------------|----------------|-----------|------|-------------|
| | | • • • • | MIN. | TYP. | MAX. | |
| CHARACTERISTIC | | (V) | (4114. | 3.5 | 10.5 | |
| | | 5 | | 1.25 | 3.8 | μS |
| Propagation Delay Times: | | 10 | | 0.9 | 2.9 | |
| Clock to Q | (28) tphi, tpih | 15 | | 6 | 18 | |
| | | 5 | _ | 3.5 | 10 | μS |
| | (2 ¹⁶) t _{PHL} , t _{PLH} , | 10 | _ | 2.5 | 7.5 | |
| | | <u>15</u> | | 100 | 200 | |
| Transition Time, | t _{tHL} | 5 | | 50 | 100 | ns |
| | 1 | 10 | i - | 40 | 80 | |
| | | 15 | | 180 | 360 | |
| | t _{тьн} | 5 | | 90 | 180 | ns |
| | | 10 | _ | 65 | 130 | <u> </u> |
| | | 15 5 | 900 | 300 | | |
| MASTER RESET, CLOCK | | 10 | 300 | 100 | _ | ns |
| Pulse Width | | 15 | 225 | 85 | | |
| | | 5 | | 1.5 | - | 2111 |
| Maximum Clock Pulse Input | | 10 | ' | 4 | - | MH2 |
| Frequency, | fcL | 15 | | 6 | | |
| | | - | | | | |
| Maximum Clock Pulse Input Rise or Fall Time, | te, te | 5,10,15 | | Unlimited | | \$1نر |

DIGITAL TIMER APPLICATION

A positive pulse on MASTER RESET resets the counters and latch. The output goes high and remains high until the number of pulses, selected by A and B, are counted. This circuit is retriggerable and is as accurate as the input frequency. If additional accuracy is desired, an external clock can be used on pin 3. A set-up time equal to the width of the one-shot output is required immediately following initial power up, during which time the output will be high.





Fig. 3 - Digital timer application circuit.



Dimensions and pad layout for CD4541B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in nuls (10-3 inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the water is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.


Linear Integrated Circuits

Fixed Voltage Series Regulator

78 XX series are three terminal, positive fixed voltage regulators. There are seven output voltage options available such as 5,6,8,12,15,18 and 24 V. in 78 XX, the last two numbers (XX) indicate the output voltage. Thus 7815 represents a 15 V regulator. There are also available 79 XX series of fixed output, negative voltage regulators which are complements to the 78 XX series devices. There are two extra voltage options of -2 V and -5.2 V available in 79 XX series. These regulators are available in two types of packages.

Metal package (TO – 3 type) Plastic package (TO – 220 type)

Figure 6.2 shows the standard representation of monolithic voltage regulator. A capacitor C_i (0.33 μ F) is usually connected between input terminal and ground to cancel the inductive effects due to long distribution leads. The output capacitor C_o (1 μ F) improves the transient response.



Standard representation of a three terminal positive monolithic regulator

National Semiconductor also produce three terminal voltage regulators in LM series. There are three series available for different operating temperature ranges:

| LM | 100 | series | <i>−55</i> °C | to | +125°C |
|----|-----|--------|---------------|----|--------|
| LM | 200 | series | −25°C | 10 | +85°C |
| LM | 300 | series | 0°C | to | +70°C |

The popular series are LM 340 positive regulators and LM 320 negative regulators with output ratings comparable to 78 XX / 79 XX series.

Characteristics

There are four characteristics of three terminal IC regulators which must be mentioned.

Electrical characteristics of 7805 voltage regulator

35 V 40 V

Absolute Maximum Ratings
Input Voltage (5 V through 18 V)
(24 V)
Internal Power Dissipation
Storage Temperature Range
Operating Junction


internally limited -65°C to + 150°C

Operating Junction
Temperature Range
µA7800
µA7800C

- 55°C to + 150°C 0°C to + 125°C

Electrical Characteristics V_{IN} = 10 V, l_{OUT} = 500 mA, 0°C \leq T_J \leq 125°C, C_{IN} = 0.33 μF , C_{OUT} = 0.1 μF , unless otherwise specified.

| Characteristic | Condition | | Min | Тур | Max | Unit |
|---|---|---|----------|-----|------|----------|
| Output Voltage | T _J = 25°C | | 4.8 | 5.0 | 5.2 | V |
| | T _J = 25° C | $7 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}$ | | 3 | 100 | mV |
| Line Regulation | ., | $8 \text{ V} \leq \text{V}_{1\text{N}} \leq 12 \text{ V}$ | | 1 | 50 | mV |
| I - J P - whiting | $T_1 = 25^{\circ}C$ | 5 mA ≤ I _{OUT} ≤ 1.5 A | 1 | 15 | 100 | mV |
| Load Regulation | -, | 250 mA ≤ l _{OUT} ≤ 750 mA | | 5 | 50 | mV |
| Output voltage | 7 V ≤ V _{IN} : 5 mA ≤ l _{OU} P ≤ 15 W | ≤ 20 V ot ≤ 1.0 A | 4.75 | | 5.25 | V |
| Quiescent Current | T _J = 25°C | | | 4.2 | 8.0 | mΛ |
| with line Quiescent Current Change | 7 V ≤ V _{IN} | ≤ 25 V | | | 1.3 | mΛ |
| with load | 5 mA ≤ l _{OL} | _{JT} ≤ 1.0 A | | | 0.5 | mΑ |
| Output Noise Voltage | $T_A = 25^{\circ}C,$ | 10 Hz ≤ 1 ≤ 100 kHz | <u>.</u> | 40 | | μV |
| Ripple Rejection | f = 120 Hz | $8 \text{ V} \leq \text{V}_{\text{IN}} \leq 18 \text{ V}$ | 62 | 78 | | dB |
| Dropout Voltage | 1 _{OUT} = 1.0 | A, T _j = 25°C | | 2.0 | | <u> </u> |
| Output Resistance | f = 1 kHz | | | 17 | | Ω |
| Short-Circuit Current | $T_j = 25$ °C. | V _{IN} = 35 V | | 750 | | n:A |
| Peak Output Current | $T_J = 25^{\circ}C$ | | | 2.2 | | Λ |
| Average Temperature Coefficient of output voltage | $I_{OOT} = 5 \text{ m}$ | $_{1}^{A}A$, $_{2}^{A}C \le T_{j} \le 125^{A}C$ | | 1.1 | | mV |



Linear Integrated Circuits

- 1. V_o : The regulated output voltage is fixed at a value as specified by the manufacturer. There are a number of models available for different output voltages, for example, 78 XX series has output voltage at 5, 6, 8 etc.
- 2. $|V_{in}| \ge |V_o| + 2$ volts: The unregulated input voltage must be at least 2 V more than the regulated output voltage. For example, if $V_o = 5 V$, then $V_{in} = 7 V$.
- 3. $I_{(0) \text{ max}}$: The load current may vary from 0 to rated maximum output current. The IC is usually provided with a heat sink, otherwise it may not provide the rated maximum output current.
- 4. Thermal shutdown: The IC has a temperature sensor (built-in) which turns off the IC when it becomes too hot (usually 125°C to 150°C). The output current will drop and remain there until the IC has cooled significantly.

Table 6.1 gives the electrical characteristics of 7805 voltage regulator and the connection diagram of packages available. Some of the important performance parameters listed in the data sheet are explained as follows:

Line | Input Regulation

It is defined as the percentage change in the output voltage for a change in the input voltage. It is usually expressed in millivolts or as a percentage of the output voltage. Typical value of line regulation from the data sheet of 7805 is 3 mV.

Load Regulation


It is defined as the change in output voltage for a change in load current and is also expressed in millivolts or as a percentage of V_{\circ} . Typical value of load regulation for 7805 is 15 mV for 5 mA < I_{\circ} < 1.5 A.

Ripple Rejection

The IC regulator not only keeps the output voltage constant but also reduces the amount of ripple voltage. It is usually expressed in dB. Typical value for 7805 is 78 dB.

The Schematic diagram of MC 78 XXC* is shown in Fig. 6.3. The circuit consists of a reference voltage $V_{\rm ref}$. This circuit basically consists of level shifter with zener diode input and the transistor Q_9 used as emitter follower buffer. The circuit enclosed in the shaded region is a difference amplifier consisting of a current mirror (Q_4, Q_5) , and an active load $(Q_6 Q_7 Q_8)$. The combination of R_1R_2 forms the feedback network for sampling the output voltage. The sampled voltage is fed

^{*}C stands for commercial use.



Schematic diagram for MC7800C series monolithic regulator

to one of the inputs of the difference amplifier. The Darlington pair Q' and Q'' forms series pass element Q_1 of the circuit shown in Fig. 6.1.

The monolithic regulator has in-built circuitry enclosed in the solid line to provide:

Over-current protection.

Thermal overload protection.

Current is limited by R_3 , R_4 and transistor Q_2 . If the output voltage goes low due to overload, the excess voltage appears across the pass element (Q'|Q''), that is, across the collector emitter of Q''. When this voltage is more than the breakdown voltage of the zener diode D_1 , it starts conducting. This provides sufficient base current to transistor Q_2 and drives it on. Now, because of the collector current of Q_2 when fully on, current flowing to the base of Q' is reduced. This in turn reduces the conduction of Q''. Thus the volt-ampere product of the pass element (Q'|Q'') is limited.

The thermal overload protection is provided by the resistor R_5 and transistor

 Q_3 . The voltage drop across resistor R_5 is directly applied to the base-emitter of Q_3 . When the temperature goes high, Q_3 conducts more, thereby reducing the base drive of O'Q'' combination. This provides thermal protection.

Current Source

The three terminal fixed voltage regulator can be used as a current source. Figure 6.4 (a) shows the circuit where 7805 has been wired to supply a current of 1 ampere to a 10 Ω , 10 watt load.

$$I_{L} = I_{R} + I_{Q} \tag{6.2}$$

The second of th

where I_Q is the quiescent current and is about 4.2 mA for 7805. (See Table 6.1)

$$I_{L} = \frac{V_{R}}{R} + I_{Q} \tag{6.3}$$

Since
$$I_L = 1 A$$
, $\frac{V_R}{R} \approx 1 A (I_Q \ll I_L)$ (6.4)

Also $V_R = 5$ V (voltage between terminal 2 and 3) So the value of R required is

$$R = 5V/1A = 5\Omega \tag{6.5}$$

Thus choose $R = 5 \Omega$ to deliver 1 A current to a load of 10 Ω .


Boosting IC Regulator Output Current

It is possible to boost the output current of a three terminal regulator simply by connecting an external pass transistor in parallel with the regulator as shown in Fig. 6.4 (b).

Let us now see how the circuit works. For low load currents, the voltage drop across R_1 is insufficient (< 0.7 V) to turn on transistor Q_1 and the regulator itself is able to supply the load current. However, as I_L increases, the voltage drop across R_1 increases. When this voltage drop is approximately 0.7 V, the transistor Q_1 turns on. It can be easily seen that if $I_L = 100$ mA, the voltage drop across R_1 is equal to $7\Omega \times 100$ mA = 0.7 V. Thus, if I_L increases more than 100 mA, the transistor Q_1 turns on and supplies the extra current required. Since V_{EB} (ON) remains fairly constant, the excess current comes from Q_1 's base after amplification by β . The regulator adjusts I_B so that

$$I_1 = I_c + I_0 \tag{6.6}$$

Voltage Regulator






Fig. 6.4. (a) IC 7805 used as a current source (b) Boosting a three terminal regulator

and

$$I_{c} = \beta I_{B} \tag{6.7}$$

For the regulator,

$$I_o = I_i - I_Q$$

$$\simeq I_i \text{ (as } I_Q \text{ is small)}$$
(6.8)

Also

$$I_{\rm B} = I_{\rm i} - I_{\rm R1}$$

$$\simeq I_{\rm o} - \frac{V_{\rm EB (ON)}}{R_{\rm i}} \tag{6.9}$$

Simplifying we get

$$I_{L} = (\beta + 1) I_{o} - \beta \frac{V_{EB (ON)}}{R_{1}}$$
 (6.10)

Linear Integrated Circuits

The maximum current $I_{\rm o\ (max)}$ for a 7805 regulator is 1 A from the data sheet. Assuming $V_{\rm EB\ (ON)}=1$ V and $\beta=15$ we get from Eq. (6.10)

$$I_L = 16 \times 1 - 15 \times (1/7) = 13.8 \text{ A}$$
 (6.11)

components required

| SL.NO | PART DESCRIPTION | VALUE | ОТУ | REF. DESIGNATOR |
|-------|------------------|-------------------|--------|-------------------|
| | | | | |
| I | RESISTOR | 220E,1/4W,5% | 1 | R42 |
| 2 | RESISTOR | 330E,1/4W,5% | 18 | R15-R17,R24,R27- |
| | | | | R40 |
| 3 | RESISTOR | 1K,1/4W,5% | 4 | R4,R20,R21,R19 |
| 4 | RESISTOR | 2K2,1/4W,5% | 2 | R7,R13 |
| 5 | RESISTOR | 4K7,1/4W,5% | 4 | R6,R9,R18,R41 |
| : | | | | |
| 6 | RESISTOR | 10K,1/4W,5% | 8 | R2 |
| | | | | R3,R5,R12,R22,R23 |
| | | | | R43,R44 |
| 7 | RESISTOR | 27K,1/4W,5% | 4 | R8,R10,R11,R25 |
| 8 | RESISTOR | 33K,1/4W,5% | 1 | R14 |
| 9 | RESISTOR | 39K,1/4W,5% | 1 | R25 |
| 10 | RESISTOR | 75K,1/4W,5% | I | R26 |
| 11 | CAPACITOR | 22PF DISC CERAMIC | 2 | C1,C13 |
| 12 | CAPACITOR | 1KPF DISC CERAMI | C 2 | C12,C17 |
| 13 | CAPACITOR | 10KPF DISC CERAM | IC 1 | C2 |
| 14 | CAPACITOR | 0.1UF DISC CERAMI | C 6 | C6,C7,C14,C15, |
| | | | | C18,C19 |
| 15 | CAPACITOR | 0.1UF DISC CERAM | C 2 | C20,C21 |
| 16 | CAPACITOR | 1UF DISC CERAMIC | 4 | C3-C5,C11 |
| 17 | CAPACITOR | 10UF DISC CERAMI | C 2 | C9,C10 |
| 18 | CAPACITOR | 100UF DISC CERAM | IC 1 | C16 |
| 19 | CAPACITOR | 1000UF DISC CERAN | AIC 1 | C8 |
| 20 | CAPACITOR | 6UF DISC CERAMIC | 2 | C22 |
| 21 | DIODE | 1N400 | 2 | D1,D2 |
| 22 | DIODE | IN4148 | 5 | D3,D9-D11,D4 |
| 23 | TRANSISTOR | BC 547B | 8 | Q1-Q8 |
| 24 | BT8401POS | POSITIONER IC | 1 | U5 |
| 25 | CD 4033 | COUNTER | 2 | U1,U2 |
| 26 | CD4541 | PROGRAMMABLE | 1 | U6 |
| | | TIMER | | |
| 27 | H21A1 | SENSOR-OPTOCOU | PLER : | 1 U7 |
| 28 | 7805TO220 | REG 5V | 1 | U4 |
| 29 | 7812TO220 | REG 12V | 1 | U3 |

APPENDIX - B


PCB

Two single sided printed circuit boards and one general purpose board are used.

The PCB's consists of display section and control section & GPB consists of 555 timer

Smartcopy software is used in designing PCB with std. dimensions for the components.

DISPLAY SECTION - PCB LAYOUT



CONTROL SECTION - PCB LAYOUT

