
TEMPERATURE MONITORING AND PROFILE GENERATION FOR THE REFLOW SOLDERING SYSTEM AND THE TEST CABINS



P-1402 PROJECT REPORT

Submitted by

KANTHIMATHI GAYATRI S **KOUSALYA DEVI S** KRISHNAVENI B PREETHI GOPU

Guided by

Mrs. B Devi, M.E.,

IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE AWARD OF THE DEGREE OF BACHELOR OF ENGINEERING IN ELECTRONICS AND COMMUNICATION ENGINEERING OF BHARATHIAR UNIVERSITY

KUMARAGURU COLLEGE OF TECHNOLOGY Coimbatore - 641 038

Department of Electronics and communication engineering

Certificate

This is to certify that this project entitled

Temperature monitoring and Profile Generation for the Reflow Soldering System and the Test Cabins

Has been subm	
Ms. / Mr	ts for the award of the Degree of s and Communication Engineering mbatore - 641 046 during the
8. D / / 7/3/03 (Guide)	(Head of the Department)
Certified that, the candidate was exa Viva-Voce Examination held onM	mined by us in the Project Work. ARCH パルスのひる
University Regis	ter Number
Million My District	en e
(Internal Examiner)	(External Examiner)



CERTIFICATE

This is to certify that the following B.E [Branch: Electronics and Communication Engineering] students of KUMARAGURU COLLEGE OF TECHNOLOGY, Coimbatore, had undertaken their project Temperature monitoring and Profile Generation for the Reflow Soldering System and the Test Cabins', from April 2002 to February 2003 at our industry and have successfully completed it.

- 1.Ms. Kanthimathi Gayatri S
- 2.Ms. Kousalya Devi S
- 3.Ms. Krishnaveni B
- 4.Ms. Preethi Gopu

Their performance during that period was found to be good. We wish them all success.

Place: Coimbatore

Date: 17/03/03

Industry Seal

Premier Polytronics Pvt. Limited 304. Trichy Road, Singanallur, COIMBATORE - 641 005.

B Shanmuga Sundaram Manager - OFC

SYNOPSIS:

This project is aimed at generating the temperature profile for the Reflow Soldering System (4036 - 1.7) SEHO Seitz & Hohnerlein and the test cabins at Premier Polytronics Pvt. Ltd.

The profile generated, provides the temperature that existed in the heating zones, through which the Printed Circuit Boards passed through, for the soldering of the surface mountable devices or components. This can be compared with the ideal values, depending on which, the Printed Circuit Board soldered could be rejected or sent for further testing.

This project caters to the need at Premier Polytronics Pvt. Ltd. for temperature monitoring and profile generation for the Reflow Soldering System and the test cabins.

The same system designed for the Reflow Soldering System could be used to monitor the temperature within the test cabins where products, involving transducers, manufactured by Premier Polytronics Pvt. Ltd., are caliberated.

Acknowledgement

ACKNOWLEDGEMENT:

We express our sincere thanks to our principal, Dr. K K Padmanaban, B.Sc. (Engg.), M.Tech., Ph.D., for all the facilities provided for carrying out our project work..

We express our profound gratitude and indebtedness to our respected Head of the Department and Prof. M.Ramasamy, M.E., (Ph.D), MIEEE, MISTE, for his technical guidance, timely suggestions and support provided during the project.

We express our thanks and heartfelt gratitude to our guide $Mrs.\ B\ Devi,$ M.E., for providing her suggestions, support and for being with us throughout the project.

We thank the organization, *Premier Polytronics Pvt. Ltd.*, for facilitating us to obtain hands-on experience in the industry by providing us an opportunity to cater to their need through this project.

We also express our sincere thanks to Mr. B Shanmugasundaram, OFC, at Premier Polytronics Pvt. Ltd., for his guidance and timely help during the project.

We express our thanks and gratitude to Mrs. M Kalpana at Premier Polytronics Pvt. Ltd., for the immense amount of technical support provided for the project.

We conclude the acknowledgement by thanking all the *teaching and* non-teaching staff for the guidance provided throughout the project, without whom our project would not have been a success.

Contents

CONTENTS

	Page No.	
1. Synopsis	1	
2. Acknowledgement	3	
3. The need for the project	7	
4. Introduction	10	
Modular Diagram	15	
5. Project Modules	16	
Signal Conditioning Unit	18	
Processing Unit	20	
Communication Unit	22	
Profile Generation Unit	26	
6. Hardware	27	
Circuit Diagrams	28	
PCB Layouts	32	
7. Software	36	
Assembly Language Coding	37	
C Language Coding	41	
8. Future Development	45	
9. Conclusion	47	
10. References	49	
11. Appendix		

The need for the Project

THE NEED FOR THIS PROJECT:

- 1. The products that are tested at the test cabins employ a variety of transducers to convert physical parameters into electrical signals. These transducers need to be calibrated at a specific condition for ensuring its performance over the entire range of measurement values in either a linear form or as per a curve that is characteristic in nature of the transducer.
 - 2. To eliminate the assignable causes that could influence the performance of the transducer with respect to temperature.
 - 3. To control the process variations in terms of the ambient conditions, with respect to temperature, that could influence the decision of accepting or rejecting a transducer produced.
 - 4. To reduce the assignable causes with respect to soldering of the devices onto the Printed Circuit Board in terms of solder temperature variation that is acceptable by the device.

5. As the number of Printed Circuit Boards to be soldered is of varied dimensions and component count, the profile of heat applied to solder needs to be changed and hence to arrive at a profile suitable for each type of PCB, the profile generator needs to be deployed.

Introduction

INTRODUCTION:



This project is aimed at generating the profile of the temperature that existed in the Reflow Soldering System heating zones, when a batch of Printed Circuit Boards are sent through it. The system is used to solder the Surface Mountable Devices or components on to the Printed Circuit Boards.

When the Surface Mountable Devices are to be soldered, they pass through three heating zones and a cooling zone. In the first zone, the heating is up to approximately 145 °C with a gradual change of 2 °C per second as the conveyor belt moves on. The purpose of this zone is the evaporation of solvents. The Printed Circuit Boards exist in the second zone for duration range of 60 to 120 seconds. Here the temperature is maintained at 145 °C for the activation of fluxes and chemical reduction. In the third zone, the temperature is raised to approximately 210 °C to 225 °C. The purpose of it is to melt the metallic content in the solder paste. After the peak is attained, the Printed Circuit Board is cooled using a fan and the maximum temperature is 183 °C and is gradually reduced for 60 seconds. This is done to prevent any

thermal shock on the temperature sensitive components. The grouping of the heating zones and a sample profile are shown on page 14.

Though the Reflow Soldering System is designed to cause no errors, the actual temperature existing in the machine might vary and this can cause damages to the Mountable Devices or can cause faulty soldering which will lead to the improper working of the entire Printed Circuit Board. The faulty boards are generally detected by testing each board individually. Instead of the usual routine, the profile of the heat that existed during soldering could be generated and the Printed Circuit Boards could be directly rejected without testing or sent for further testing depending on the profile obtained. This leads to our project.

To accomplish the profile generation, we use a thermocouple as the temperature sensor. This is passed through the Reflow Soldering System, along with the Printed Circuit Boards. The electrical signal generated by the thermocouple in response to the temperature variations, is digitized and processed at the thermocouple end using a processing unit. This signal is transmitted to the Personal Computer located far apart from the Reflow


Soldering System and near the user, by UART. The received signal at the Personal Computer end is processed, and the profile generated.

The block or modular diagram of the profile generation process is shown on page 15.


The same system can be used to monitor the temperature existing within the test cabins, where the transducer involving products manufactured by Premier Polytronics Pvt. Ltd. are calibrated.

GROUPING OF HEATING ZONES:

PREHEATER			PEAK		
HEATER 1	HEATER 2	HEATER 3	ZONE		
CONVEYOR DIRECTION					
BOTTOM HEATER	21 BOTTOM HEATER	2 BOTTOM HEATER3	PEAK		
PREHEATER			ZONE		



MODULAR DIAGRAM:



COMMUNICATION UNIT

Project Modules

PROJECT MODULES:

The entire project can be sub-divided into different modules depending on the functionality. The modules are:

- 1. Signal Conditioning Unit
- 2. Processing Unit
- 3. Communication Unit
- 4. Profile Generation Unit


The Signal Conditioning Unit and the Processing Unit are attached to the end of the Thermocouple. The Processing Unit is present immediately after the Signal Conditioning Unit, since the sensor output is feeble. This reduces the errors.

The Communication Unit consists of the Transmission Circuitry at the Processing Unit end and the Reception Circuitry at the Personal Computer end.

The Profile Generation Unit consists of the Personal Computer with the necessary coding in C language for reception of data and profile generation.

· ~

BLOCK DIAGRAM:



SIGNAL CONDITIONING UNIT:

The Signal Conditioning Unit consists of three parts, the thermocouple, the amplifier and the filter.

The thermocouple to be used for this project has been selected to be the K-Type thermocouple. The choice has been made, after analyzing the properties of various thermocouples. The range of temperature to which the thermocouple is to be subjected to is 0 °C to 300 °C. The output of the thermocouple is directly connected to the input of the amplifier.


The block diagram of the Signal Conditioning Unit is provided on the next page.

The amplifier used here is the Instrumentation amplifier. This amplifier is chosen to reduce errors. The circuit diagram of the amplifier is provided on page 28.

The amplifier output is fed to the Low Pass Filter. The filter is included to remove all the high frequency noise signals. The output of this stage is fed to the Processing Unit.

10

BLOCK DIAGRAM OF THE SIGNAL CONDITIONING UNIT:



PROCESSING UNIT:

The function of the Processing Unit is to digitize the signal, process it and transmit it by asynchronous transmission.

The Processing Unit mainly consists of the MSP430F149 microcontroller. Considering its features, which tend to reduce the circuitry necessitated by the Processing Unit, this microcontroller is chosen.

The Features of MSP430F149:

- 1. Low supply voltage range
- 2. Ultra low power consumption
- 3. Low operating current
- 4. 16-bit RISC architecture
- 5. 12-bit A/D converter with internal reference, sample-and-hold and autoscan feature.
- 6. 16-bit Timer with three capture/compare registers
- 7. On-chip comparator

The input from the Signal Conditioning Unit is fed into channel a0 of the analog multiplexer inputs of the microcontroller.

The microcontroller is programmed to digitize the input at channel a0. The input signal range is set to be within 0V to 1.5V. The microcontroller has a built in clock, which is used here for sampling.

The 12 - bit analog to digital converter is built in. Each channel has a separate memory to store the corresponding digital value. The cabin inputs could be connected to other channels.

The digital three-nibble value is separated into individual nibbles. A conversion is performed on each nibble. The ASCII value of each is obtained through programming and this is transmitted. A zero nibble is added in front of the three nibbles to make it a 2-byte data. The ASCII value of Space is transmitted between each data for clarity at the reception side.


The transmission is done in the UART mode. The MSP430F149 is configured for Asynchronous Transmission. The output of the microcontroller is of the TTL level. This voltage level is feeble for transmission over a distance of 250 meters. This difficulty is overcome in the Communication Unit.

The circuitry for the Processing Unit is provided on page 29. The coding for the microcontroller programming is provided on page 37.

ARCHITECTURAL OVERVIEW:

The architecture of the MSP430 family is based on a memory-to-memory architecture, a common address space for all functional blocks, and a reduced instruction set applicable to all functional blocks. The MSP430 von-Neumann architecture has RAM, ROM, and peripherals in one address space, both using a single address and data bus. This allows using the same instruction to access RAM, ROM, or peripherals and also allows code execution from RAM.

The following diagram shows the architecture of MSP430F149:



CENTRAL PROCESSING UNIT:

The CPU incorporates a reduced and highly transparent instruction set and a highly orthogonal design. It consists of a 16-bit arithmetic logic unit (ALU), 16 registers, and instruction control logic. Four of these registers are used for special purposes. These are the program counter (PC), stack pointer (SP), status register (SR), and constant generator (CGx). The constant generator supplies instruction constants, and is not used for data storage. The CPU control over the program counter, the status register, and the stack pointer (with the reduced instruction set) allows the development of applications with sophisticated addressing modes and software algorithms.

PROGRAM MEMORY:

Instruction fetches from program memory are always 16-bit accesses, whereas data memory can be accessed using word (16-bit) or byte (8-bit) instructions. Any access uses the 16-bit memory data bus (MDB) and as any of the least-significant address lines of the memory address bus (MAB) as required to access the memory locations. Blocks of memory are automatically selected through module-enable signals. This technique

reduces overall current consumption. Program memory is integrated as programmable or mask-programmed memory. In addition to program code, data may also be placed in the ROM section of the memory map and may be accessed using word or byte instructions; this is useful for data tables, for example. This unique feature gives the MSP430 an advantage over other microcontrollers, because the data tables do not have to be copied to RAM for usage. Sixteen words of memory are reserved for reset and interrupt vectors at the top of the 64-kilobytes address space from 0FFFh down to 0FFE0h.

DATA MEMORY:

The data memory is connected to the CPU through the same two buses as the program memory (ROM): the memory address bus (MAB) and the memory data bus (MDB). The data memory can be accessed with full (word) data width or with reduced (byte) data width. Additionally, because the RAM and ROM are connected to the CPU via the same busses, program code can be loaded into and executed from RAM. This is another unique feature of the MSP430 devices, and provides valuable, easy-to-use debugging capability.

CPU REGISTERS:

Sixteen 16-bit registers (R0, R1, and R4 to R15) are used for data and addresses and are implemented in the CPU. They can address up to 64 Kbytes without any segmentation.

SPECIAL FUNCTION REGISTERS:

THE PROGRAM COUNTER (PC):

The 16-bit program counter points to the next instruction to be executed. Each instruction uses an even number of bytes (two, four, or six), and the program counter is incremented accordingly. Instruction accesses are performed on word boundaries, and the program counter is aligned to even addresses.

THE SYSTEM STACK POINTER (SP):

The system stack pointer must always be aligned to even addresses because the stack is accessed with word data during an interrupt request service. The system SP is used by the CPU to store the return addresses of subroutine calls and interrupts. It uses a predecrement, postincrement scheme. The advantage of this scheme is that the item on the top of the stack is available. The SP can be used by the user software (PUSH and POP instructions), but the user should remember that the CPU also uses the SP.

THE STATUS REGISTER (SR):

The status register SR contains the CPU status bits. They are:

•	V	Overflow bit
•	V	Overflow bit

•	SCG1	System clock generator control bit 1
---	------	--------------------------------------

• SCG0 System clock generator control bit 0

OscOff Crystal oscillator off bit

• CPUOff CPU off bit

• GIE General interrupt enable bit

• N Negative bit

• Z Zero bit

• C Carry bit

THE CONSTANT GENERATOR REGISTERS CG1 AND CG2:

Commonly used constants are generated with the constant generator registers R2 and R3, without requiring an additional 16-bit word of program code. The constant used for immediate values is defined by the addressing mode bits.

OSCILLATOR AND SYSTEM CLOCK:

Three clocks are used in the system - the main system (master) clock (MCLK) used by the CPU and the system, the subsystem (master) clock (SMCLK) used by the peripheral modules, and the auxiliary clock (ACLK) originated by LFXT1CLK (crystal frequency) and used by the peripheral modules.

DIGITAL I/O:

There are six 8-bit I/O ports implemented—ports P1 through P6. Ports P1 and P2 use seven control registers, while ports P3, P4, P5, and P6 use

only four of the control registers to provide maximum digital input/output flexibility to the application:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Interrupt processing of external events is fully implemented for all eight bits of ports P1 and P2.
- Read/write access to all registers using all instructions is possible.

WATCHDOG TIMER:

The primary function of the Watchdog Timer (WDT) module is to perform a controlled system restart after software upset has occurred. A system reset is generated if the selected time interval expires. If an application does not require this watchdog function, the module can work as an interval timer, which generates an interrupt after a selected time interval. The Watchdog Timer counter (WDTCNT) is a 15/16-bit up-counter not directly accessible by software.

USART0 and **USART1**:

There are two USART peripherals implemented in the MSP430x14x: USART0 and USART1. They use different pins to communicate, and different registers for module control. Registers with identical functions have different addresses. The universal synchronous/asynchronous interface is a dedicated peripheral module used in serial communications. The USART supports synchronous SPI and asynchronous UART communication protocols, using double-buffered transmit and receive channels.

TIMER A:

The timer module offers one sixteen-bit counter and three capture/compare registers. The timer can be fully controlled (in word mode)—it can be halted, read, and written; it can be stopped, run continuously, or made to count up or up/down using one compare block to determine the period. The blocks are configured by the application to run in capture or compare mode. The capture mode is mostly used to individually measure internal or external events from any combination of positive, negative, or positive and negative edges. The compare mode is mostly used

o generate timing for the software or application hardware, or to generate pulse-width modulated output signals for various purposes like D/A conversion functions or motor control.

TIMER B:

Timer B is identical to Timer A, except for the following:

The timer counter can be configured to operate in 8, 10, 12, or 16-bit mode. The function of the capture/compare registers is slightly different when in compare mode. In Timer B, the compare data is written to the capture/compare register, but is then transferred to the associated compare latch for the comparison. Timer B has seven capture compare registers.

A/D CONVERTER:

The 12-bit analog-to-digital converter (ADC) uses a 10-bit weighted capacitor array plus a 2-bit resistor string. The CMOS threshold detector in the successive-approximation conversion technique determines each bit by examining the charge on a series of binary-weighted capacitors. The features

- 12-bit converter with ±1 LSB linearity
- Built-in sample-and-hold
- Eight external and four internal analog channels.
- Internal reference voltage V REF+ of 1.5 V or 2.5 V.
- Internal-temperature sensor for temperature measurement
- T = (V_SENSOR(T) V_SENSOR(0C)) / TC_SENSOR in °C

The conversion result is stored in one of sixteen registers. The sixteen registers have individual addresses and can be accessed via software. Each of the sixteen registers is linked to an 8-bit register that defines the positive and negative reference source and the channel assigned.

FLASH MEMORY:

Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size. Segments 0 to n may be erased in one step or each segment may be individually erased. Segments A and B can be erased individually, or as a group with segments 0-n. Segments A and B are also called *information memory*. Program and erase timing is controlled by

program or erase, no code can be executed from flash memory and all interrupts must be disabled. If a user program requires execution concurrent with a flash program or erase operation, the program must be executed from memory other than the flash memory (e.g., boot ROM, RAM).

GLOBAL INTERRUPT STRUCTURE:

There are four types of interrupts:

System reset, Maskable, Non-maskable & Maskable

Maskable interrupts are caused by:

- A watchdog-timer overflow (if timer mode is selected)
- Other modules with interrupt capability

Non-maskable interrupts are not maskable in any way. No individual interrupt enable bit is implemented for them, and the general interrupt enable bit (GIE) has no effect on them.

Maskable interrupts are not masked by the general interrupt enable bit (GIE) but are individually enabled or disabled by an individual interrupt enable bit. The RETI (return from interrupt) instruction has no effect on the individual enable bits of the maskable interrupts.

COMMUNICATION UNIT:

The Communication Unit comprises of the circuitry involved in the communication of data between the Processing Unit and the Profile Generation Unit.

The output of the microcontroller is the TTL level. Since this is low, it has to be converted to another standard for efficient communication. Since the distance of transmission is around 250 meters, the RS485 standard is chosen. The standard accepted by the Personal Computer is the RS232 standard. So the Communication Unit is divided into two sub modules:

- 1. TTL to RS485 Conversion sub module
- 2. RS485 to RS232 Conversion sub module

The TTL to RS485 Conversion sub module is at the Processing Unit end. The RS485 to RS232 Conversion sub module is connected to the TTL to RS485 Conversion sub module by a 250-meter cable. The RS485 to RS232 Conversion sub module output is connected to the Personal Computer.

TTL to RS485 Conversion sub module:

The TxD signal from the microcontroller is fed into this module. This signal is fed to the comparator to produce logic 1 or logic 0 signals depending on the input level. This is done to correct the levels, if they have suffered attenuation. This signal is fed to an optical isolator, which electrically isolates the rest of the circuit from the comparator and the microcontroller. The signal from the optical isolator is fed to a TTL to RS485 converter, MAX488. The output of this is sent to the RS485 to RS232 Conversion sub module.

Circuit has also been designed to receive signal from the RS485 to RS232 Conversion sub module. This is fed to the comparator through an optical isolator and then to the microcontroller. This has been provided for future development.

The TTL to RS485 Conversion sub module circuitry is provided on page 30. The block diagram of the Communication Unit is on page 25.

RS485 to RS232 Conversion sub module:


Here the RS485 standard is converted to the Personal Computer compatible RS232 standard. The received RS485 standard signal is fed to the MAX488 IC to convert it to the TTL level. This signal is again fed to the MAX232 IC to convert it to the RS232 level. This signal is fed to the Personal Computer through a 9-pin connector.

Signal from the Personal Computer can also be fed to the TTL to RS485 Conversion sub module through the MAX232 and MAX485 ICs.

The RS485 to RS232 Conversion sub module circuitry is provided on page 31. The block diagram of the Communication Unit is on page 25.

COMMUNICATION UNIT:





RS - 485:

RS 485 allows multiple devices (upto 32) to communicate at half duplex on a single pair of wires plus a ground wire at distances upto 1200 metres. RS 485 uses a different principle: Each signal uses one twisted pair (TP) line - two wires twisted around themselves - 'Differential voltage transmission'. It uses differential transmitters with alternating voltages 0 and 5V.

RS 485 is used for multipoint communications. More devices may be connected to a single signal cable - similar to e.g. ETHERNET networks, which use coaxial cable. Most RS 485 systems use Master/Slave architecture, where each slave unit has its unique address and responds only to packets addressed to this unit. These packets are generated by Master (e.g. PC), which periodically polls all connected slave units.

For a basic RS 485 system, an I/O driver with differential outputs and an I/O receiver with differential inputs is required. Noise and interference is introduced into the line; however, since the signal is transferred via a twisted pair of wires, the voltage difference (between A and B) of this interference is

almost zero. Due to the differential function of the RS 485 input amplifier of the receiver, this interference is eliminated.

RS 485 circuits are more complex, and thus more expensive. Higher data transfer speeds require correctly connected and matched terminations, which can be a problem in systems where the number of connected devices changes. Since the data transfer is bidirectional, the line needs to have a terminating resistor at both ends.

From a network point of view, the RS 485 incorporates a bus topology. Since Slave stations have no means of starting the communication without a risk of collision, they need to be assigned a 'right to transmit' by the Master station.

RS 485 networks can typically maintain correct data with a difference of -7 to +12 V. If the grounds differ more than this amount, the data will be lost and the port will be damaged. Hence common ground is used. If the differences between the signal grounds are too much, optical isolation is preferred.

RS-232:

RS-232 provides serial connections using single ended signals, which may vary between -3 to -25 volts to +3 to +25 volts. Minimal signals for bidirectional communication are signal ground/common, Transmit (Tx) and Receive (Rx) Data or TD and RD. IBM PC compatible RS-232C ports provide handshaking lines, DSR and DTR and flow control handshaking lines, CTS and RTS. Modem control lines for RI (Ring Indicator) and CD (Carrier Detector) are supported. Data is transferred serially using Asynchronous data, with a start bit, data bits, stop bit/bits. Flow control can be performed by software using X-On/X-Off, or by hardware handshaking if available.

The truth table for RS232 is:

$$Signal > +3v = 0$$

$$Signal < -3v = 1$$

The output signal level usually swings between +12v and -12v. The "dead area" between +3v and -3v is designed to absorb line noise. Many receivers designed for RS-232 are sensitive to differentials of 1 volt or less.

The standards for RS-232 and similar interfaces usually restrict RS-232 to 20kbps or less and line lengths of 15m (50 ft) or less. RS-232 is simple, universal, well understood and supported everywhere. However, it has some serious shortcomings as an electrical interface.

Firstly, the interface presupposes a common ground between the DTE and DCE. This is a reasonable assumption where a short cable connects a DTE and DCE in the same room. There are some spectacular electrical events causes by "uncommon grounds".

Secondly, a signal on a single line is impossible to screen effectively for noise. By screening the entire cable one can reduce the influence of outside noise, but internally generated noise remains a problem. As the baud rate and line length increase, the effect of capacitance between the cables introduces serious crosstalk until a point is reached where the data itself is unreadable.

Crosstalk can be reduced by using low capacitance cable. Also, as it is the higher frequencies that are the problem, control of slew rate in the signal also decreases the crosstalk. These limitations are largely eliminated by using balanced line interface.

PROFILE GENERATION UNIT:

The profile generation is done using the C language. The received data is converted to its equivalent in temperature using conversion formula obtained form the thermocouple properties and the amplification used.


Using graphics, the temperature profile and the graph are displayed to the user.

The coding in the C language is provided on page 41.

. .

Hardware

IGNAL CONDITIONING CIRCUITRY:




Vit, Viz -THERMOCOUPLE INPUTS


VOI - OUTPUT OF INSTRUMENTATION AMPLIFIER

VOI - OUTPUT OF LOW PASS FILTER


UI - OP 07 C

PROCESSING UNIT CIRCUITRY:






RS485 TO RS232 CONVERSION CIRCUITRY:



NNECTOR


PRINTED CIRCUIT BOARD FOR THE HAND ETCHED SIGNAL CONDITIONING UNIT:

SIDE 1




R = 2.2 K A RI = 150 K A R2 = 3.3 K A R3 = 100 K A C = 0.1 M F U1 = 0P07 C


SIDE 2



RINTED CIRCUIT BOARD FOR THE HAND ETCHED TL TO RS485 CONVERSION CIRCUITRY:




PRINTED CIRCUIT BOARD FOR THE HAND ETCHED RS485 TO RS232 CONVERSION CIRCUITRY:





R=120.DL C=0.1 \(\mu \) F U1 = MAX 232 U2 = MAX 488 T1 = 5 V GND J2 = +5 V

Software

ASM FLOW CHART:







ASM CODING:

# include	"msp430x14x.	h" //	standard equations
	DS	CSTA 0	CK
; NAME	ADC12_01 RSEG	CODE	
Setup	; Set up modul		
; RESET	mov		#SFE(CSTACK), SP; Initialize Stack pointer
StopWDT	mov		#WDTPW+WDTHOLD, &WDTCTL Stop Watchdog
SetupBC	bic.b		#XTOFF, &BCSCTL1 XT2 on
SetupOsc	bic.b mov.w	7	#OFIFG, &IFG1 Clear Osc fault flag #0FFh, R15; R15 = delay
SetupOsc1	dec.w jnz bit.b jnz bis.b		R15; additional delay to ensure start SetupOsc1 #OFIFG, &IFG1 Osc fault flag set? SetupOsc; Osc fault, clear flag again #SELM1+SELS, BCSCTL2; MCLK = SMCLK = XT2
SetupUARTO	mov.b mov.b mov.b mov.b mov.b bis.b))	#CHAR, &UCTL0 8-bit characters #SSEL1, &UTCTL0 UCLK = SMCLK #000h, &UBR00 6.144 Mhz / 2400 -2560 #00Ah, &UBR10 #00h, &UMCTL0 No Modulation #UTXE0+URXE0, &ME1 Enable USART0 TXD/RXD
SetupP3	bis.b bic.b		#010h,&P3SEL P3.4 = USART0 option select #010h, &P3OUT Set transmission pin to low
SetupADC12	2 mov		#SHP+ADC12SSEL_1, &ADC12CTL1 use sample timer, ADC core

; runs at ALCK, single channel

#00h, &ADC12MCTL0; end of sequence(EOS)

; = 0 is not required for single channel
; mode, Vref+ = AVcc, Vref- = Avss
; input channel A0.

bis.b #01h, &P6SEL; set port 6.0 pin to ADC function

; NOTE: Loading of ADC12MCTL0 not actually required in this example since it powers up as all zeros just included here in remainder

mov #REFON+ADC12ON+ENC, & ADC12CTL0 ;Sample time x1, single sample

; NOTE: ADC12CTL0 set ENC last, since set ENC bit prevents some bits in ADC12CTL1, ADC12CTL0 & ADC12MCTLx from being changed.

	•		
	bis	#ENC, &ADC12CTL0 Set ENC bit	
; Main Loop	; Tak	ADC reading on channel 0	
,	mov	#01FEh, R15	
testdelay	mov	#0FFFFh, R8	
delay7a	dec cmp jnz dec cmp jnz	R8 #0h, R8 delay7a R15 #0h, R15 testdelay	
_	mov	#504, R9	
Loop	nop bis	#ADC12SC, &ADC12CTL0 Start A/D conversion	
testEOC	bit	#BIT0, &ADC12IFG End of convert?; (ADC12IFG.0 = 1?)	
	jz mov	testEOC; no, test again &ADC12MEM0, R4; yes, result moved to R4, flag; is automatically cleared	
	mov.b	#48h, &TXBUF0 tx 0-Digit 3	

txck	mov.b bic.b cmp.b jz	#0FEh, R5; Tx check &UTCTL0, R5 #01h, R5 txck
delayla	mov dec cmp jnz	#09C40h, R8 ; delay R8 #0h, R8 delay1a
delay1b	mov dec cmp jnz	#09C40h, R8; delay R8 #0h, R8 delay1b
delay1c	mov dec cmp jnz	#09C40h, R8; delay R8 #0h, R8 delay1c
delay1d	mov dec cmp jnz	#09C40h, R8; delay R8 #0h, R8 delay1d
delay1e	mov dec cmp jnz	#09C40h, R8; delay R8 #0h, R8 delay1e
TX1	bit.b jz	#UTXIFG0, &IFG1 USART0 TX buffer ready? TX1; Jump if TX buffer not ready.
	mov rra rra rra rra rra rra	R4, R5 R5; Transmit digit 2 R5 R5 R5 R5 R5 R5 R5

	rra	R5
	bic.b	#0F0h, R5; hta2
	mov.b	#0Ah, R6
	cmp.b	R6, R5
	jge	hta22
	add	#48, R 5
	mov.b	R5, &TXBUF0
	jmp	hta21
hta22	sub.b	#10, R5
III.u.D.D	add.b	#65, R5
	mov.b	R5, &TXBUF0
hta21	nop	
tx2	mov.b	#0FEh, R7 ; transmit check
LAZ	bic.b	&UTCTL0, R7
	cmp.b	#01h, R7
	jz	tx2
	mov	#09C40h, R8; delay
delay2a	dec	R8
	cmp	#0h, R8
	jnz	delay2a
	mov	#09C40h, R8 ; delay
delay2b	dec	R8
ř	cmp	#0h, R8
	jnz	delay2b
	mov	#09C40h, R8; delay
delay2c	dec	R8
•	cmp	#0h, R8
	jnz	delay2c
	mov	#09C40h, R8 ; delay
delay2d	dec	R8
-	cmp	#0h, R8
	jnz	delay2d
	mov	#09C40h, R8; delay

delay2e	dec	R8
uelay2C	cmp	#0h, R8
	jnz	delay2e
m370	bit.b	#UTXIFG0, &IFG1 USART0 TX buffer ready?
TX2	jz	TX2; Jump if TX buffer not ready.
	mov	R4, R5
	rra	R5 ; transmit digit1
	rra	R5
	rra	R5
	rra	R5
	bic.b	#0F0h, R5; hta1
	mov.b	#0Ah, R6
	cmp.b	R6, R5
	jge	hta12
	add	#48, R5
	mov.b	R5, &TXBUF0
	jmp	hta11
hta12	sub.b	#10, R 5
11012	add.b	#65, R5
	mov.b	R5, &TXBUF0
htall	nop	
tx1	mov.b	#0FEh, R7 ; transmit check
U.X.1	bic.b	&UTCTL0, R7
	cmp.b	#01h, R7
	jz	tx1
	mov	#09C40h, R8; delay
delay3a	dec	R8
dowysu	cmp	#0h, R8
	jnz	delay3a
	mov	#09C40h, R8
delay3b	dec	R8
,	cmp	#0h, R8
	jnz	delay3b
	mov	#09C40h, R8
delay3c	dec	R8

	cmp jnz	#0h, R8 delay3c
delay3d	mov dec cmp jnz	#09C40h, R8 R8 #0h, R8 delay3d
delay3e	mov dec cmp jnz	#09C40h, R8 R8 #0h, R8 delay3e
TX3	bit.b jz	#UTXIFG0, &IFG1 USART0 TX buffer ready? TX3; Jump if TX buffer not ready.
	mov bic.b mov.b cmp.b jge add mov.b jmp	R4, R5; transmit digit 0 #0F0h, R5; hta0 #0Ah, R6 R6, R5 hta02 #48, R5 R5, &TXBUF0 hta01
hta02	sub.b add.b mov.b	#10, R5 #65, R5 R5, &TXBUF0
hta01	nop	
tx0	mov.b bic.b cmp.b jz	#0FEh, R7; transmit check &UTCTL0, R7 #01h, R7 tx0
delay4a	mov dec cmp jnz	#09C40h, R8; delay R8 #0h, R8 delay4a
	mov	#09C40h, R8

delay4b	dec	R8
•	cmp	#0h, R8
	jnz	delay4b
	mov	#09C40h, R8
delay4c	dec	R8
,	cmp	#0h, R8
	jnz	delay4c
	mov	#09C40h, R8
delay4d	dec	R8
dolay . a	cmp	#0h, R8
	jnz	delay4d
	mov	#09C40h, R8
delay4e	dec	R8
dolay 10	cmp	#0h, R8
	jnz	delay4e
TX4	bit.b	#UTXIFG0, &IFG1 USART0 TX buffer ready?
1211	jz	TX4; Jump if TX buffer not ready.
		U22 8-TVDITEO : transmit space
	mov.b	#32, &TXBUF0 transmit space
txck2	mov.b	#0FEh, R5 &UTCTL0, R5
	bic.b	#01h, R5
	cmp.b	txck2
	jz	txcx2
	mov	#09C40h, R8; delay
delay5a	dec	R8
,	cmp	#0h, R8
	jnz	delay5a
	mov	#09C40h, R8
delay5b	dec	R8
J	cmp	#0h, R8
	jnz	delay5b
	mov	#09C40h, R8
delay5c	dec	R8
	cmp	#0h, R8
	jnz	delay5c
i		

#09C40h, R8 mov R8 dec delay5d #0h, R8 cmp delay5d jnz #09C40h, R8 mov R8 delay5e dec #0h, R8 cmp delay5e jnz #UTXIFG0, &IFG1; USART0 TX buffer ready? bit.b TX5 TX5; Jump if TX buffer not ready. iz R9 dec #0, R9 cmp Loop jnz #78, &TXBUF0; transmit N for end mov.b #0FEh, R5 mov.b txck3 &UTCTL0, R5 bic.b #01h, R5 cmp.b txck3 jΖ #09C40h, R8; delay mov R8 delay6a dec #0h, R8 cmp delay6a jnz #09C40h, R8 mov R8 dec delay6b #0h, R8 cmp delay6b inz #09C40h, R8 mov R8 delay6c dec #0h, R8 cmp delay6c jnz #09C40h, R8 mov R8 delay6d dec


	cmp jnz	#0h, R8 delay6d
delay6e	mov dec cmp jnz	#09C40h, R8 R8 #0h, R8 delay6e
TX6	bit.b jz	#UTXIFG0, &IFG1 USART0 TX buffer ready? TX6; Jump if TX buffer not ready.
hlt1	jmp jmp	hlt1 Main Loop ; Loop again
,	COMMON	INTVEC; Interrupt Vectors
;	ORG DW	RESET_VECTOR RESET
,	END	


C PLUS PLUS (C++):

C++ has been chosen as the programming language for profile generation at the Personal Computer end, due to its capability to the access of the hardware through software and data encapsulation. C plus plus can be used to program the Personal Computer to receive data by serial communication in the RS232 standard. Graphics is used to display the profile in this project.

The coding in C++ for this project has been provided on the next page.

C PLUS PLUS FLOW CHART FOR PROFILE GENERATION:





CPP CODING:

```
# include<stdio.h>
# include<conio.h>
# include < bios. h >
# include < dos.h >
# include<graphics.h>
# include<stdlib.h>
# define COM1 0
# define DATA READY 0x100
# define SETTINGS (0xA0|0x03|0x00|0x18)
# define YELLOW 14
static int xx = 55;
FILE *fp;
void disp(int result)
        double mulfac, temp;
        int yyy, yy;
        mulfac = 5.0 / 4095.0;
        mulfac / = 150.0;
        mulfac = (mulfac / 40.0) * 1000000.0;
        temp = (mulfac*result) + 25;
        yyy = 1.3 * (temp + 18.0);
        yy = 417 - yyy;
                if (xx = 55)
                        moveto(55, 417);
                if (xx = 559)
                        xx = 55;
         lineto(xx, yy);
         xx + = 1;
  }
  static int count = 0;
  static int temp = 0;
  void convinttohex (int x, int y, int z, int w)
         int x1, y1, z1,w1, result;
```

```
if (x>9)
              x1 = 0xA + (x-10);
      else
              x1 = 0x0 + x;
      if (y>9)
              y1 = 0xA + (y-10);
       else
              y1 = 0x0 + y;
      if (z>9)
              z1 = 0xA + (z-10);
       else
              z1 = 0x0 + z;
       if (w>9)
              w1 = 0xA + (w-10),
       else
               w1 = 0x0 + w;
z1 = z1 << 4;
y1 = y1 << 8;
x1 = x1 << 12;
result = x1 + y1 + z1 + w1;
switch(count)
        {
               case 0:
                       temp = result;
                       count++;
                       break;
               case 1:
                       temp += result;
                       count++;
                       break;
               case 2:
                       temp += result;
                       count++;
                       break;
                case 3:
                       temp += result;
                        count++;
                       break;
                case 4:
```

```
temp += result;
       count++,
       break;
case 5:
       temp += result;
       count++;
       break;
case 6:
       temp += result;
       count++;
       break;
case 7:
       temp += result;
        count++;
       break;
case 8:
        temp += result;
        count++;
        break;
case 9:
        temp += result;
        count++;
        break;
 case 10:
        temp += result;
        count++;
        break;
 case 11:
        temp += result;
         count++;
         break;
 case 12:
         temp += result;
         count++;
         break;
  case 13:
         temp += result;
         temp/=14;
         count = 0;
         disp(temp);
         break;
  default:
```

}

```
}
int convatoint (int p)
        int retval;
                if ((p<65) && (p>=48))
                        retval = p-48;
                else
                        retval = 10+p-65;
        return retval;
}
static int jj = 0, aa, bb, cc, dd;
static int flag,
static int no;
void send (unsigned in)
 {
         if ((in = 32) \&\& (jj = 0))
                         flag = 1;
                         jj = 1;
         if ((in = = 32) && (jj! = 0))
{
                         flag = 1;
                         jj = 1;
         if (( in! = 32) && (flag = = 1))
                         switch (jj) {
                                          case 1:
                                          aa = convatoint (in);
                                          jj ++;
                                          putc (in, fp);
                                          break;
                                           case 2:
                                          bb = convatoint (in);
                                          jj ++;
```

```
break;
                                     case 3:
                                     cc = convatoint (in);
                                     putc (in,fp);
                                     jj ++;
                                     break;
                                     case 4:
                                     dd = convatoint (in);
                                     jj = 0;
                                     putc (in, fp);
                                     unsigned iin;
                                     iin = 32;
                                     putc (iin, fp);
                                     flag = 0;
                                      no ++;
                                      convinttohex (aa, bb, cc, dd);
                                      break;
                                      default:
                              }
                       }
}
int main (void)
       int gdriver = DETECT, gmode, errorcode;
        int x, y;
       initgraph (&driver, &gmode, "");
        errorcode = graphresult();
               if errorcode != grok)
                               printf("Graphics error ! %s\n",grapherrormsg(errorcode));
                               printf("Press any key to halt:");
                               getch();
                               exit(1);
                        }
setcolor(CYAN);
 outtextxy(242, 15, "PROFILE GENERATION");
 setcolor(getmaxcolor());
```

putc (in, fp);

```
outtextxy(30, 37, "272"); // loc of 272°
outtextxy(30, 414, "-18"); // loc of -18°
outtextxy(30, 288, "79"); // loc of 79°
setcolor(LIGHT GREEN);
outtextxy(30, 196, "150"); // loc of 150°
setcolor(WHITE);
outtextxy(30, 162, "176"); // loc of 176°
setcolor(LIGHT BLUE);
outtextxy(30, 154, "182"); // loc of 182°
setcolor(LIGHT RED);
outtextxy(30, 118, "210"); // loc of 210°
setcolor(CYAN);
outtextxy(15, 395, "Deg C"); // loc of Deg C
outtextxy(525, 430, "Time"); // loc of Time
setcolor(WHITE);
line(55, 417, 559, 417); // x bottom
line(55, 40, 559, 40); // x top
line(559, 40, 559, 417); // y right
 line(87, 419, 87, 427), // t1
 outtextxy(89, 420, "00:00 m");
 line(182, 419, 182, 427); // t2
 outtextxy(184, 420, "01:00 m");
 line(276, 419, 276, 427); // t3
 outtextxy(278, 420, "02:00 m");
 line(370, 419, 370, 427); // t4
 outtextxy(372, 420, "03:00 m");
 line(465, 419, 465, 427); // t5
 outtextxy(467, 420, "04:00 m");
 setcolor(LIGHT RED);
 line(87, 413, 163, 413); // Heating Zone 1
 line(87, 411, 163, 411); // Heating Zone 1
  outtextxy(95, 401, "Heating 1");
  setcolor(LIGHT BLUE);
  line(163, 413, 239, 413); // Heating Zone 2
  line(163, 411, 239, 411); // Heating Zone 2
  outtextxy(171, 401, "Heating 2");
  setcolor(LIGHT GREEN);
  line(239, 413, 315, 413); // Heating Zone 3
```

ine(55, 40, 55, 417); // y-axis left

line(239, 411, 315, 411); // Heating Zone 3

outtextxy(247, 401, "Heating 3");

line(315, 413, 334, 413); // Leer line(315, 411, 334, 411); // Leer

setcolor(LIGHT GRAY);

```
outtextxy(311, 401, "Leer");
ine(315, 398, 334, 398); // Leer
etcolor(LIGHT MAGENTA);
ine(334, 413, 410, 413); // Peak
ine(334, 411, 410, 411); // Peak
outtextxy(360, 401, "Peak");
setcolor(BROWN);
line(410, 413, 559, 413); // Cooling
line(410, 411, 559, 411); // Cooling
outtextxy(455, 401, "Cooling");
setcolor(WHITE);
setlinestyle(USERBIT_LINE, 1, 1);
line(55, 291, 559, 291); // Horizontal
setcolor(LIGHT GREEN);
line(55, 199, 559, 199); // Horizontal
setcolor(WHITE);
line(55, 165, 559, 165); // Horizontal
setcolor(LIGHT BLUE);
line(55, 157, 559, 157); // Horizontal
setcolor(LIGHT RED);
line(55, 121, 559, 121); // Horizontal
setcolor(WHITE);
line(87, 40, 87, 417); // Vertical
line(163, 40, 163, 417); // Vertical
line(239, 40, 239, 417); // Vertical
 line(315, 40, 315, 417); // Vertical
 line(334, 40, 334, 417); // Vertical
 line(410, 40, 410, 417); // Vertical
 setlinestyle(SOLID_LINE, 0, 1); // End of graph formatting
 setcolor(YELLOW);
 int 1 = 30;
 unsigned in, out, status;
  bios_serialcom(0, COM1, SETTINGS);
 sleep(5);
 cprintf("_BIOS_SERIALCOM [ESC] to exit \r\n");
 fp = fopen("prjadc.txt","w+");
         while(l)
                 {
                        status = bios serialcom(3, COM1, 0);
                                if (status & DATA_READY)
```

}

fclose(fp);
getchar();
return 0;

}

Future development

FUTURE DEVELOPMENT:

This project could be further developed into an advanced system by

- Providing numerous user inputs at the Reflow Soldering System end for better performance.
- 2. Multiple machines could be connected to the same Personal Computer to monitor various activities simultaneously.

Conclusion

CONCLUSION:

The project replaces the void left for the profile generation for the Reflow Soldering System and the monitoring of the temperature within the test cabins, at Premier Polytronics Pvt. Ltd.

The project could be further developed into a stand-alone system, which would benefit the industry, in general.

REFERENCES:

- 1. 'Temperature Measurement in Engineering' by H Dean Baker Ryder.
- 2. 'Fundamentals of Temperature Flow & Pressure Measurement' by Roder P. Benedic.
- 3. 'Operational Amplifiers & Linear IC's' by Coughlin Fredrick.
- 4. 'Transducers & instrumentation' by D V S Murthy.
- 5. 'Electrical sensors & transducers' by James R. Carstens.
- 6. 'Introduction to Operational Amplifiers' by John Watt.
- 7. 'The RS-232 solution' by Sybex.
- 8. 'C language user handbook' by Weber Systems.
- 9. 'Transducers in measurement & control' by Peter H. Sydenhum.
- 10. www.ti.com
- 11. www.piconet.com
- 12. slau049.pdf for MSP430F149.

Appendix



OP07C

VERY LOW OFFSET SINGLE BIPOLAR OPERATIONAL AMPLIFIER

■ EXTREMELY LOW OFFSET : 150µV/ max.

■ LOW INPUT BIAS CURRENT : 1.8nA

■ LOW Vio DRIFT : 0.5µV/°C

■ ULTRA STABLE WITH TIME : 2µV/month max.

■ WIDE SUPPLY VOLTAGE RANGE: ±3V to ±22V

DESCRIPTION

The OP07 is a very high precision op amp with an offset voltage maximum of $150\mu V$.

Offering also low input current (1.8nA) and high gain (400V/mV), the OP07C is particularly suitable for instrumentation applications.


ORDER CODE

	_	Package
Part Number	Temperature Range	N
OP07C	-40°C, +105°C	•


N = Dual in Line Package (DIP)




PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM



INPUT OFFSET VOLTAGE NULLING CIRCUIT



	TE MAXIMUM RATINGS Parameter	Value	Unit
Symbol		±22	V
Vcc	Supply Voltage	±30	V
V _{id}	Differential Input Voltage	+22	V
Vi	Input Voltage	-40 to +105	°C
T _{oper}	Operating Temperature	-65 to +150	°C
T _{stg}	Storage Temperature	-63 t0 +100	

ELECTRICAL CHARACTERISTICS

 $V_{CC} = \pm 15V$, $T_{amb} = 25$ °C (unless otherwise specified)

	5V, T _{amb} = 25°C (unless otherwise specified) Parameter	Min.	Тур.	Max.	Unit	
v _{io}	Input Offset Voltage		60	150 250	μV	
V 10	0°C ≤ T _{amb} ≤ +105°C		0.4	2	µV/Mo	
	Long Term Input Offset - Voltage Stability - note 1)		0.5	1.8	µV/°C	
DVio	Input Offset Voltage Drift		0.8	6	nΑ	
l _{io}	Input Offset Current (V _{ic} = 0V)			7		
	0°C ≤ T _{amb} ≤ +105°C		15	50	pA/°C	
DI _{io}	Input Offset Current Drift		15	50	pA/°C	
Dlib	Input Bias Current Drift		60		Ω	
Ro	Open Loop Output Resistance		33		МΩ	
R _{id}	Differential Input Resistance		120		GΩ	
R _{ic}	Common Mode Input Resistance	±13	±13.5			
V _{icm}	Input Common Mode Voltage Range 0°C ≤ T _{amb} ≤ +105°C	±13 ±13			V	
CMR	Common-mode Rejection Ratio (V _{ic} = V _{icm min.}) 0°C ≤ T _{amb} ≤ +105°C	100 97	120		dB	
	Supply Voltage Rejection Ratio (V _{CC} = ±3 to ±18V)	90	104		dB	
svr	0°C ≤ T _{amb} ≤ +105°C	86		-		
	Large Signal Voltage Gain	100	400			
	$V_{CC} = \pm 15, R_L = 2k\Omega, V_O = \pm 10V$	120	400		V/mV	
A _{vd}	0°C ≤ T _{amb} ≤ +105°C	100	400			
	$V_{CC} = \pm 3$, $R_L = 500\Omega$, $V_O = \pm 0.5V$					
	Output Voltage Swing $R_L = 10k\Omega$	±12	±13			
	$R_L = 2k\Omega$	±11.5	±12.8		V	
V_{opp}	$R_1 = 1k\Omega$		±12			
	$0^{\circ}\text{C} \le \text{T}_{amb} \le +105^{\circ}\text{C}$ $\text{R}_{L}^{\text{L}} = 2\text{k}\Omega$	±11			+ ,,,	
SR	Slew Rate ($R_L = 2k\Omega$, $C_L = 100pF$)		0.17	<u> </u>	V/µs	
			0.5		MHz	
GBP	Supply Current - no load		2.7	5		
	0°C ≤ T _{amb} ≤ +105°C		0.07	1.3	mA	
lcc	V _{CC} = ±3V		0.67	1.3	-	
 	Equivalent Input Noise Voltage		11	20	nV	
	f = 10kHz	1	10.5		$\frac{nV}{\sqrt{H}}$	
e _n	f = 100Hz		10	11.5		
	f = 1kHz					
	Equivalent Input Noise Current		0.3	_	1	
in	f = 10kHz		0.2			
į.	f = 100Hz f = 1kHz g term input offset voltage stability refers to the average trend line of Vio vs time ove		0.1			

^{1.} Long term input offset voltage stability refers to the average trend line of Vio vs time over extended periods after the first 30 days of operation.

SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

- Low Supply-Voltage Range, 1.8 V . . . 3.6 V
- Ultralow-Power Consumption:
 - Standby Mode: 1.6 μA
 - RAM Retention Off Mode: 0.1 μA
- Low Operating Current:
 - 2.5 µA at 4 kHz, 2.2 V
 - 280 μA at 1 MHz, 2.2 V
 - Five Power-Saving Modes
- Wake-Up From Standby Mode in 6 μs
- 16-Bit RISC Architecture,
 125-ns Instruction Cycle Time
- 12-Bit A/D Converter With Internal Reference, Sample-and-Hold and Autoscan Feature
- 16-Bit Timer With Seven
 Capture/Compare-With-Shadow Registers,
 Timer B
- 16-Bit Timer With Three Capture/Compare Registers, Timer_A
- On-Chip Comparator

- Serial Onboard Programming,
 No External Programming Voltage Needed
 Programmable Code Protection by Security
 Fuse
- Family Members Include:
 - MSP430F133:

8KB+256B Flash Memory, 256B RAM

_ MSP430F135:

16KB+256B Flash Memory, 512B RAM

- MSP430F147:

32KB+256B Flash Memory, 1KB RAM

- MSP430F148:

48KB+256B Flash Memory, 2KB RAM

- MSP430F149:

60KB+256B Flash Memory, 2KB RAM

Available in 64-Pin Quad Flat Pack (QFP)

description

The Texas Instruments MSP430 series is an ultralow-power microcontroller family consisting of several devices featuring different sets of modules targeted to various applications. The microcontroller is designed to be battery operated for use in extended-time applications. The MSP430 achieves maximum code efficiency with its 16-bit RISC architecture, 16-bit CPU-integrated registers, and a constant generator. The digitally-controlled oscillator provides wake-up from low-power mode to active mode in less than 6 μ s. The MSP430x13x and the MSP430x14x series are microcontroller configurations with two built-in 16-bit timers, a fast 12-bit A/D converter, one or two universal serial synchronous/asynchronous communication interfaces (USART), and 48 I/O pins.

Typical applications include sensor systems that capture analog signals, convert them to digital values, and process and transmit the data to a host system. The timers make the configurations ideal for industrial control applications such as ripple counters, digital motor control, EE-meters, hand-held meters, etc. The hardware multiplier enhances the performance and offers a broad code and hardware-compatible family solution.


AVAILABLE OPTIONS

	PACKAGED DEVICES
T _A	PLASTIC 64-PIN QFP (PM)
-40°C to 85°C	MSP430F133IPM MSP430F135IPM MSP430F147IPM MSP430F148IPM MSP430F149IPM



SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

in designation, MSP430F147, MSP430F148, MSP430F149





30x13x, MSP430x14x D SIGNAL MICROCONTROLLER

C - JULY 2000 - REVISED FEBRUARY 2001

onal block diagrams

20×4 4·-





SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

Terminal Functions

TERMINAL		1/0	DESCRIPTION				
NAME	NO.	"0	nalog supply voltage, positive terminal. Supplies only the analog portion of the analog-to-digital converter.				
Vcc	64		Analog supply voltage, positive terminal. Supplies only the analog portion of the analog-to-digital converter. Analog supply voltage, negative terminal. Supplies only the analog portion of the analog-to-digital converter.				
V _{SS}	62		Analog supply voltage, negative terminal. Supplies only the analog portion of the analog				
Vcc	1		Digital supply voltage, positive terminal. Supplies all digital parts.				
)V _{SS}	63		Digital supply voltage, negative terminal. Supplies all digital parts.				
1.0/TACLK	12	1/0	General digital I/O pin/Timer_A, clock signal TACLK input				
1.1/TA0	13	1/0	General digital I/O pin/Timer_A, capture: CCI0A input, compare: Out0 output				
21.2/TA1	14	1/0	General digital I/O pin/Timer_A, capture: CCI1A input, compare: Out1 output				
P1.3/TA2	15	1/0	General digital I/O pin/Timer_A, capture: CCl2A input, compare: Out2 output				
P1.4/SMCLK	16	1/0	General digital I/O pin/SMCLK signal output				
P1.5/TA0	17	1/0	General digital I/O pin/Timer_A, compare: Out0 output				
P1.6/TA1	18	1/0	General digital I/O pin/Timer_A, compare: Out1 output				
P1.7/TA2	19	1/0	General digital I/O pin/Timer_A, compare: Out2 output/				
P2.0/ACLK	20	1/0	General digital I/O pin/ACLK output				
P2.1/TAINCLK	21	1/0	General digital I/O pin/Timer_A, clock signal at INCLK				
P2.2/CAOUT/TA0	22	1/0	General digital I/O pin/Timer_A, capture: CCI0B input/Comparator_A output				
	23	1/0	General digital I/O pin/Timer_A, compare: Out1 output/Comparator_A input				
P2.3/CA0/TA1		1/0	Constal digital I/O pin/Timer A compare: Out2 output/Comparator_A input				
P2.4/CA1/TA2	24	1/0	General digital I/O pin, input for external resistor defining the DCO nominal frequency				
P2.5/Rosc	25		General digital I/O pin, conversion clock – 12-bit ADC				
P2.6/ADC12CLK	26	1/0	General digital I/O pin/Timer_A, compare: Out0 output				
P2.7/TA0	27	1/0	General digital I/O, slave transmit enable – USART0/SPI mode				
P3.0/STE0	28	1/0	General digital I/O, slave in/master out of USART0/SPI mode				
P3.1/SIMO0	29	1/0	General digital I/O, slave ut/master in of USART0/SPI mode				
P3.2/SOMI0	30	1/0	General digital I/O, stave outmaster in or obstate the or obstate of the or				
P3.3/UCLK0	31	1/0	General digital I/O, transmit data out – USARTO/UART mode				
P3.4/UTXD0	32	1/0	General digital I/O, transmit data out = 00/1/(10/0) in the control of the contro				
P3.5/URXD0	33	1/0	General digital I/O, receive data in – USART0/UART mode				
P3.6/UTXD1†	34	1/0	General digital I/O, transmit data out – USART1/UART mode				
P3.7/URXD1†	35	1/0	General digital I/O, receive data in – USART1/UART mode				
P4.0/TB0	36	1/0	General-purpose digital I/O, capture I/P or PWM output port — Timer_B7 CCR0				
P4.1/TB1	37	1/0	General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR1				
P4.2/TB2	38	1/0	General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR2				
P4.3/TB3†	39	1/0	General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR3				
P4.4/TB4†	40	I/C	General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR4				
P4.5/TB5†	41	I/C	General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR5				
P4.6/TB6†	42	I/C	General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR6				
P4.7/TBCLK	43	1/0	General-purpose digital I/O, input clock TBCLK – Timer_B7				
P5.0/STE1 [†]	44	1/0	General-purpose digital I/O, slave transmit enable – USART1/SPI mode				
P5.1/SIMO1†	45		General-purpose digital I/O slave in/master out of USART1/SPI mode				
P5.2/SOMI1T	46		Coperal purpose digital I/O slave out/master in of USART1/SPI mode				
P5.3/UCLK1†	47		General-purpose digital I/O, external clock input – USART1/UART or SPI mode, clock output – USART1/SPI mode				
P5.4/MCLK	48	1/0	General-purpose digital I/O, main system clock MCLK output				
P5.5/SMCLK	49		" " + + + O h i - gyptom glock SMCI K gytnyt				

130x1|3x, MSP430x14x D SIGNÁL MICROCONTROLLER

2C - JULY 2000 - REVISED FEBRUARY 2001

Terminal Functions (Continued)

TERMINAL		1/0	DESCRIPTION					
NAME	NO.		ii ii LUO suvilianu olook ACLK quitnut					
ACLK	50	1/0	General-purpose digital I/O, auxiliary clock ACLK output General-purpose digital I/O, switch all PWM digital output ports to high impedance – Timer_B7 TB0 to TB6					
Γbo u tΗ	51	1/0	General-purpose digital I/O, switch all PVVIVI digital coupar p					
40	59	1/0	General digital I/O, analog input a0 – 12-bit ADC					
A1	60	1/0	General digital I/O, analog input a1 – 12-bit ADC					
A2	61	1/0	General digital I/O, analog input a2 – 12-bit ADC					
A3	2	1/0	General digital I/O, analog input a3 – 12-bit ADC					
A4	3	1/0	General digital I/O, analog input a4 – 12-bit ADC					
A5	4	1/0	General digital I/O, analog input a5 – 12-bit ADC					
'A6	5	1/0	General digital I/O, analog input a6 – 12-bit ADC					
/A7	6	1/0	Complete No analog input a7 – 12-bit ADC					
/NMI	58	1	Reset input, nonmaskable interrupt input port, or bootstrap loader start (in Flash devices).					
INIVII	57	1	Test clock. TCK is the clock input port for device programming test and bootstrap loader start (in Flash					
		ł	devises)					
	55	1	Test data input. TDI is used as a data input port. The device protection fuse is connected to TDI.					
/TDI	54	1/0	Test data output port. TDO/TDI data output or programming data input terminal					
	56	$+$ τ	Test mode select. TMS is used as an input port for device programming and test.					
<u></u>	10	I/P	Input for an external reference voltage to the ADC					
EF+	7	0	Output of positive terminal of the reference voltage in the ADC					
F+ F_NeREF-	11	0	Negative terminal for the ADC's reference voltage for both sources, the internal reference voltage, or as					
-t-n veker-	•		external applied reference voltage					
	8	T	Input port for crystal oscillator XT1. Standard or watch crystals can be connected.					
UT/TCLK	9	1/0	Output terminal of crystal oscillator XT1 or test clock input					
ZIN	53	\top	Input port for crystal oscillator XT2. Only standard crystals can be connected.					
OUT	52	0	Output terminal of crystal oscillator XT2					

ort-form description


cessing unit

The processing unit is based on a consistent and orthogonal CPU and instruction set. This design structure results in a RISC-like architecture, highly transparent to the application development and notable for its ease of programming. All operations other than program-flow instructions are consequently performed as register operations in conjunction with seven addressing modes for source and four modes for destination operand.

The CPU has sixteen registers that provide reduced instruction execution time. This reduces the register-to-register operation execution time to one cycle of the processor frequency.

Four of the registers are reserved for special use as program counter, stack pointer, status register, and constant generator. The remaining registers are available as general-purpose registers.

Peripherals are connected to the CPU using a data address and control bus, and can be easily handled with all memory manipulation instructions.



SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

hort-form description (continued)

struction set

The instruction set for this register-to-register architecture constitutes a powerful and easy-to-use assembler language. The instruction set consists of 51 instructions with three formats and seven address modes. Table 1 provides a summary and example of the three types of instruction formats; the address modes are listed in . Table 2.

Table 1. Instruction Word Formats

Table II		
. U. skien	e.g. ADD R4,R5	R4 + R5> R5
Dual operatios, source detailed		PC ->(TOS), R8> PC
Single operands, destination only	e.g. CALL R8	
Relative jump, un/conditional	e.g. JNE	Jump-on-equal bit = 0
Kelative jump; and		

Each instruction operating on word and byte data is identified by the suffix B.

Examples:	WORD	NSTRUCTIONS	BYTE INSTRUCTIONS			
	MOV	TON	MOV.B	EDE,TONI		
	ADD	#235h,&MEM	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	#35h,&MEM		
	PUSH	R5	PUSH.B	R5		
	SWPB	R5	-			

Table 2. Address Mode Descriptions

Table 2. Addition in the							
		_	SYNTAX	EXAMPLE	OPERATION		
ADDRESS MODE	S	D		MOV R10,R11	R10> R11		
Register	7	اسر	MOV Rs,Rd				
	Η.		MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)—> M(6+R6)		
Indexed	1				M(EDE)> M(TONI)		
Symbolic (PC relative)	1	اسزا	MOV EDE, TONI		M(MEM)> M(TCDAT)		
	1		MOV &MEM,&TCDAT				
Absolute	╀	 	MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10)> M(Tab+R6)		
Indirect	1		MOV WRILL (KIII)		M(R10)> R11		
Indirect	1,,		MOV @Rn+,Rm	MOV @R10+,R11	R10 + 2-> R10		
autoincrement		↓_		MOV #45,TONI	#45> M(TONI)		
Immediate	1	<u>L_</u>	MOV #X,TONI	IVIO V H-TO, I OI II			

D = destination NOTE: S = source

Computed branches (BR) and subroutine call (CALL) instructions use the same address modes as other instructions. These address modes provide indirect addressing, which is ideally suited for computed branches and calls. The full use of this programming capability results in a program structure which is different from structures used with conventional 8- and 16-bit controllers. For example, numerous routines can be easily designed to deal with pointers and stacks instead of using flag-type programs for flow control.

operating modes and interrupts

The MSP430 operating modes provide advanced support of the requirements for ultralow-power and ultralowenergy consumption. This goal is achieved by intelligent management during the different operating modes of modules and CPU states and is fully supported during interrupt event handling. An interrupt event awakes the system from each of the various operating modes and returns, using the RETI instruction, to the mode that was selected before the interrupt event occurred. The different requirements on CPU and modules-driven by system cost and current consumption objectives—require the use of different clock signals:

- Auxiliary clock ACLK, sourced by LFXT1CLK (crystal frequency) and used by the peripheral modules
- Main system clock MCLK, used by the CPU and system
- Subsystem clock SMCLK, used by the peripheral modules

SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

w-power consumption capabilities

The various operating modes are handled by software by controlling the operation of the internal clock system. This clock system provides a large combination of hardware and software capabilities to run the application while maintaining the lowest power consumption and optimizing system costs. This is accomplished by:

- Use of the internal clock (DCO) generator without any external components
- Selection of an external crystal or ceramic resonator for lowest frequency and cost
- Selection and activation of the proper clock signals (LFXT1CLK, XT2Off, and/or DCOCLK) and clock predivider function. Control bit XT2Off is embedded in control register BCSCTL1.
- Application of an external clock source

The control bits that most influence the operation of the clock system and support fast turnon from low power operating modes are located in the status register SR. Four bits control the CPU and the system clock generator: SCG1, SCG0, OscOff, and CPUOff.

SCG1, SCG0, OscC	8	7		,			Γ		
Reserved For Future Enhancements	٧	SCG1	scG0	OscOff	CPUOff	GIE	N	Z	
				rw-0					li - funo

CPUOff, SCG1, SCG0, and OscOff are the most important bits in low-power control when the basic function of the system clock generator is established. They are pushed to the stack whenever an interrupt is accepted and saved for returning to the operation before an interrupt request. They can be manipulated via indirect access to the data on the stack during execution of an interrupt handler so that program execution can resume in another power operating mode after return-from-interrupt.

Clock signal MCLK, used with the CPU, is active when the CPUOff bit is reset or stopped when CPUOff:

Clock signal SMCLK, used with peripherals, is enabled when the SCG1 bit is reset or stopped

SCG1:

Crystal oscillator LFXT1 is active when the OscOff bit is reset. The LFXT1 oscillator can be inactive only when the OscOff bit is set and it is not used for MCLK. The setup time to start a crystal oscillation requires special consideration when the off option is used. Mask-programmable devices can disable this feature and the oscillator can never be switched off by software.

The dc generator is active when the SCG0 bit is reset. The DCO can be inactive only if the SCG0 bit is set and the DCOCLK signal is not used as MCLK or SMCLK. The dc current consumed by the dc generator defines the basic frequency of the DCOCLK.

When the current is switched off (SCG0=1) the start of the DCOCLK is slightly delayed. This delay is in the microsecond range.

Clock signal DCOCLK is stopped if not used as MCLK or SMCLK. There are two situations when the SCG0 bit can not switch the DCOCLK signal off: DCOCLK:

The DCOCLK frequency is used as MCLK (CPUOff=0 and SELM.1=0), or the DCOCLK frequency is used as SMCLK (SCG1=0 and SELS=0).

If DCOCLK is required for operation, the SCG0 bit can not switch the dc generator off.

OscOff:

SCG0:

30x13x, MSP430x14x SIGNAL MICROCONTROLLER

C-JULY 2000 - REVISED FEBRUARY 2001

ipt vector addresses

he interrupt vectors and the power-up starting address are located in the address range 0FFFFh – 0FFE0h. he vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

he vector contains the	16-bit address of the appl	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY	
TERRUPT SOURCE	INTERRUPT FLAG WDTIFG	Reset	0FFFEh	15, highest	
Power-up External Reset Watchdog Flash memory	KEYV (see Note 1)				
NMI Oscillator Fault	NMIIFG (see Notes 1 & 4) OFIFG (see Notes 1 & 4) ACCVIFG (see Notes 1 & 4)	(Non)maskable (Non)maskable (Non)maskable	0FFFCh	14	
n memory access violation	BCCIFG0 (see Note 2)	Maskable	0FFFAh	13	
Timer_B7 (see Note 5)	BCCIFG0 (see Note 2) BCCIFG1 to BCCIFG6	Maskable	0FFF8h	12	
Timer_B7 (see Note 5)	TBIFG (see Notes 1 & 2)		0FFF6h	11	
Comparator_A	CAIFG	Maskable	0FFF4h	10	
Watchdog timer	WDTIFG	Maskable	0FFF2h	9	
USART0 receive	URXIFG0	Maskable	0FFF0h	8	
USART0 transmit	UTXIFG0	Maskable		7	
ADC	ADCIFG (see Notes 1 & 2)	Maskable	0FFEEh	6	
Timer_A3	CCIFG0 (see Note 2)	Maskable	0FFECh	 	
Timer_A3	CCIFG1, CCIFG2, TAIFG (see Notes 1 & 2)	Maskable	0FFEAh	5	
I/O port P1 (eight flags)	P1IFG.0 (see Notes 1 & 2) To P1IFG.7 (see Notes 1 & 2)	Maskable	0FFE8h	4	
	URXIFG1	Maskable	0FFE6h	3	
USART1 receive			0FFE4h	2	
USART1 transmit	UTXIFG1				
I/O port P2 (eight flags)	P2IFG.0 (see Notes 1 & 2) To P2IFG.7 (see Notes 1 & 2)	Maskable	0FFE2h	SCORE MANAGEMENT	
	PZIFG./ (see Notes 1 & 2)		0FFE0h	0, lowest	

ES: 1. Multiple source flags

2 Interrupt flags are located in the module.

3. Nonmaskable: neither the individual nor the general interrupt-enable bit will disable an interrupt event.

4. (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable can not disable

5. Timer_B7 in MSP430x14x family has 7 CCRs; Timer_B3 in MSP430x13x family has 3 CCRs; in Timer_B3 there are only interrupt flags CCIFG0, 1, and 2, and the interrupt-enable bits CCIE0, 1, and 2 integrated.

ecial function registers

Most interrupt and module-enable bits are collected in the lowest address space. Special-function register bits not allocated to a functional purpose are not physically present in the device. This arrangement provides simple software access.

30x13x, MSP430x14x SIGNAL MICROCONTROLLER

C - JULY 2000 - REVISED FEBRUARY 2001

le enable registers 1 and 2

le ei	nable regi	sters 1 an	a 2				1	0
lroce	7	6	5	4	3	1		
iress	UTXE0	URXE0 USPIE0		<u> </u>				
	rw-0	rw-0						

USART0, UART receive enable URXE0: USART0, UART transmit enable UTXE0:

USARTO, SPI (synchronous peripheral interface) transmit and receive enable

USP	IEO:	USAF	(10, SPI (s	ynchronou	s pempilora	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	_	4	0
	7		6	5	4	3	2	1	
ldress h			<u> </u>	UTXE1	URXE1 USPIE1				
				rw-0	rw-0				

USART1, UART receive enable URXE1: USART1, UART transmit enable UTXE1:

USART1, SPI (synchronous peripheral interface) transmit and receive enable USPIE1:

Bit Can Be Read and Written gend: rw: rw-0:

Bit Can Be Read and Written. It Is Reset by PUC.

SFR Bit Not Present in Device

mory organization

				MSP430F147	MSP430F148	MSP430F149	
		MSP430F133	MSP430F135		48kB	60kB	
nory n: interrupt vector	Size Flash	8kB 0FFFFh - 0FFE0h	16kB 0FFFFh - 0FFE0h 0FFFFh - 0C000h	32kB 0FFFFh - 0FFE0h 0FFFFh - 08000h	OFFFFh - OFFEOh OFFFFh - 04000h	0FFFFh - 0FFE0h 0FFFFh - 01100h	
n: code memory mation memory	Flash Size	0FFFFh - 0E000h 256 Byte	256 Byte	256 Byte 010FFh - 01000h	256 Byte 010FFh – 01000h	256 Byte 010FFh – 01000	
Illiation memory	Flash	010FFh - 01000h	010FFh - 01000h	1kB	1kB	1kB	
ot memory	Size ROM	1kB 0FFFh - 0C00h	1kB 0FFFh - 0C00h	0FFFh - 0C00h	0FFFh - 0C00h	0FFFh - 0C00h	
M	Size	256 Byte	512 Byte 03FFh – 0200h	1kB 05FFh 0200h	2kB 09FFh 0200h	2kB 09FFh - 0200h	
		02FFh - 0200h		01FFh - 0100h	01FFh - 0100h	01FFh - 0100h	
ripherals	16-bit 8-bit 8-bit SFR	0FFh - 010h	01FFh - 0100h 0FFh - 010h 0Fh - 00h	0FFh - 010h 0Fh - 00h	0FFh 010h 0Fh 00h	0FFh - 010h CFh - 00h	

ot ROM containing bootstrap loader

The intention of the bootstrap loader is to download data into the flash memory module. Various write, read, and erase operations are needed for a proper download environment. The bootstrap loader is only available on F devices.

nctions of the bootstrap loader:

Apply and transmit data of peripheral registers or memory to pin P1.1 (BSLTX) Definition of read:

Read data from pin P2.2 (BSLRX) and write them into flash memory write:

nprotected functions

Mass erase, erase of the main memory (segment 0 to segment n) and information memory (segment A and

Access to the MSP430 via the bootstrap loader is protected. It must be enabled before any protected function can be performed. The 256 bits in 0FFE0h to 0FFFFh provide the access key.

SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

ash memory

- Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A and B can be erased individually, or as a group with segments 0-n. Segments A and B are also called information memory.
- A security fuse burning is irreversible; no further access to JTAG is possible afterwards
- Internal generation of the programming/erase voltage: no external V_{PP} has to be applied, but V_{CC} increases the supply current requirements.
- Program and erase timing is controlled by hardware in the flash memory no software intervention is
- The control hardware is called the flash-timing generator. The input frequency of the flash-timing generator should be in the proper range and should be maintained until the write/program or erase operation is completed.
- During program or erase, no code can be executed from flash memory and all interrupts must be disabled by setting the GIE, NMIIE, ACCVIE, and OFIE bits to zero. If a user program requires execution concurrent with a flash program or erase operation, the program must be executed from memory other than the flash memory (e.g., boot ROM, RAM). In the event a flash program or erase operation is initiated while the program counter is pointing to the flash memory, the CPU will execute JMP \$ instructions until the flash program or erase operation is completed. Normal execution of the previously running software then resumes.
- Unprogrammed, new devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to first use.

30x13x, MSP430x14x O SIGNAL MICROCONTROLLER

C-JULY 2000 - REVISED FEBRUARY 2001

memory (continued)


• •						
8 kB	16 kB	32 kB	48 kB	60 kB		
0FFFFh	0FFFFh	0FFFFh	0FFFFh	0FFFFh	Segment 0 w/ Interrupt Vectors	
0FE00h 0FDFFh	0FE00h 0FDFFh	0FE00h 0FDFFh	0FE00h 0FDFFh	0FE00h 0FDFFh	Segment 1	
0FC00h 0FBFFh	0FC00h 0FBFFh	0FC00h 0FBFFh	0FC00h 0FBFFh	0FC00h 0FBFFh	Segment 2	
0FA00h 0F9FFh	0FA00h 0F9FFh	0FA00h 0F9FFh	0FA00h 0F9FFh	0FA00h 0F9FFh	Main Merr	
0E400h 0E3FFh	0C400h 0C3FFh	08400h 083FFh	04400h 043FFh	01400h 013FFh	Segment n-1	
0E200h 0E1FFh	0C200h 0C1FFh	08200h 081FFh	04200h 041FFh	01200h 011FFh	Segment n	
0E000h 010FFh	0C000h 010FFh	08000h 010FFh	04000h 010FFh	01100h 010FFh	Segment A Info	ormation
01080h 0107Fh	01080h 0107Fh	01080h 0107Fh	01080h 0107Fh	01080h 0107Fh	1	mory
01000h	01000h	01000h	01000h	01000h	/	

SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

lash memory, control register FCTL1

All control bits are reset during PUC. PUC is active after application of V_{CC}, application of a reset condition to the RST/NMI pin, expiration of the Watchdog Timer, occurrence of a watchdog access violation, or execution of an improper flash operation. A more detailed description of the control-bit functions is found in the flash-memory module description (in the MSP430x1xx user's guide, literature number SLAU049). Any write to control register FCTL1 during erase, mass erase, or write (programming) will end in an access violation with ACCVIFG=1. In an active segment-write mode the control register can be written if the wait mode is active (WAIT=1). Special conditions apply during segment-write mode. See the MSP430x1xx user's guide for details.

Read access is possible at any time without restrictions.



Segment-write bit SEGWRT is useful when larger sequences of data have to be programmed. After completion of programming of one segment, a reset and set sequence has to be performed to enable access to the next segment. The WAIT bit must be high before executing the next write instruction.

- 0: No segment write accelerate is selected.
- 1: Segment write is used. This bit needs to be reset and set between segment borders.

NOTE 8: Only instruction-fetch access is allowed during program, erase, or mass-erase cycles. Any other access to the flash memory during these cycles will result in setting the ACCVIFG bit. An NMI interrupt should handle such violations.

130x13x, MSP430x14x D SIGNAL MICROCONTROLLER

2C-JULY 2000 - REVISED FEBRUARY 2001

memory, control register FCTL1 (continued)

Table 3. Valid Combinations of Control Bits for Flash Memory Access (see Note 9)

Table 3. Valid Combinations of Control Bits	101 1 14011			•			
	SEGWRT	WRT	MERAS	ERASE	BUSY	WAIT	LOCK
FUNCTION PERFORMED		1	0	0	0	0	0
word or byte			-	0	0	1	0
word or byte in same segment, segment write mode		0	1 - 0 -	1	0	0	0
one segment by writing to any address in the target segment	0	<u> </u>	1 - 1	-	0	0	0
all segments (0 to n) but not the information memory (segments A	0	0	<u>'</u>				
3)		0	 	1	0	0	0
e all segments (0 to n, and A and B) by writing to any address in	"	"	,				
ash memory module			ogo, ond B	ISV All of	her com	oinations	will resu

The table shows all possible combinations of control bits SEGWRT, WRT, MEras, Erase, and BUSY. All other combinations will result in an access violation.

h memory, timing generator, control register FCTL2


The timing generator (Figure 1) produces all the timing signals necessary for write, erase, and mass erase (see NOTE below) from the selected clock source. One of three different clock sources may be selected by control bits SSEL0 and SSEL1 in control register FCTL2. The selected clock source should be divided to meet the frequency requirements specified in the recommended operating conditions.

NOTE:

The mass erase duration generated by the flash timing generator is at least 11.1 ms. The cummulative mass erase time needed is 200 ms. This can be achieved by repeating the mass erase operation until the cumulative mass erase time is met (a minimum of 19 cycles may be required).

The flash-timing generator is reset with PUC. It is also reset if the emergency exit bit EMEX is set. Control register FCTL2 may not be written to if the BUSY bit is set; otherwise, an access violation will occur (ACCVIFG=1).

Read access is possible at any time without restrictions.



The control bits are:


These six bits determine the division rate of the clock signal. The division rate is 1 012Ah, bit0 FN0 to to 64, depending on the value of FN5 to FN0 plus one. 012Ah, bit5 FN5 012Ah, bit0 Determine the clock source SSEL0 0: ACLK SSEL1

1: MCLK 2: SMCLK 3: SMCLK

SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

lash memory control register FCTL3

There are no restrictions on modifying this control register. The control bits are reset or set (WAIT) by a PUC,



- 0: No function
- 1: Stops the active operation immediately and shuts down all internal parts in the flash memory controller. Current consumption immediately drops back to the active mode level. All bits in control register FCTL1 are reset. Since the EMEX bit is automatically reset by hardware, the software always reads EMEX as 0.

SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

peripherals

Peripherals are connected to the CPU through data, address, and control busses, and can be easily handled using all memory-manipulation instructions.

oscillator and system clock

Three clocks are used in the system—the main system (master) clock (MCLK) used by the CPU and the system, the subsystem (master) clock (SMCLK) used by the peripheral modules, and the auxiliary clock (ACLK) originated by LFXT1CLK (crystal frequency) and used by the peripheral modules.

Following a POR the DCOCLK is used by default, the DCOR bit is reset, and the DCO is set to the nominal initial frequency. Additionally, if either LFXT1CLK (with XT1 mode selected by XTS=1) or XT2CLK fails as the source for MCLK, DCOCLK is automatically selected to ensure fail-safe operation.

SMCLK can be generated from XT2CLK or DCOCLK. ACLK is always generated from LFXT1CLK.

Crystal oscillator LFXT1 can be defined to operate with watch crystals (32,768 Hz) or with higher-frequency ceramic resonators or crystals. The crystal or ceramic resonator is connected across two terminals. No external components are required for watch-crystal operation. If the high-frequency XT1 mode is selected, external capacitors from XIN to VSS and XOUT to VSS are required, as specified by the crystal manufacturer.

The LFXT1 oscillator starts after application of VCC. If the OscOff bit is set to 1, the oscillator stops when it is not used for MCLK.

Crystal oscillator XT2 is identical to oscillator LFXT1, but only operates with higher-frequency ceramic resonators or crystals. The crystal or ceramic resonator is connected across two terminals. External capacitors from XT2IN to VSS and XT2OUT to VSS are required as specified by the crystal manufacturer.

The XT2 oscillator is off after application of VCC, since the XT2 oscillator control bit XT2Off is set. If bit XT2Off is set to 1, the XT2 oscillator stops when it is not used for MCLK or SMCLK.

Clock signals ACLK, MCLK, and SMCLK may be used externally via port pins.

Different application requirements and system conditions dictate different system-clock requirements, includina:

- High frequency for quick reaction to system hardware requests or events
- Low frequency to minimize current consumption, EMI, etc.
- Stable peripheral clock for timer applications, such as real-time clock (RTC)
- Start-stop operation that can be enabled with minimum delay

multiplication

The multiplication operation is supported by a dedicated peripheral module. The module performs 16x16, 16x8, 8x16, and 8x8 bit operations. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations. The result of an operation can be accessed immediately after the operands have been loaded into the peripheral registers. No additional clock cycles are required.

digital I/O

There are six 8-bit I/O ports implemented—ports P1 through P6. Ports P1 and P2 use seven control registers, while ports P3, P4, P5, and P6 use only four of the control registers to provide maximum digital input/output flexibility to the application:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Interrupt processing of external events is fully implemented for all eight bits of ports P1 and P2.
- Read/write access to all registers using all instructions is possible.

30x13x, MSP430x14x D SIGNAL MICROCONTROLLER

C-JULY 2000 - REVISED FEBRUARY 2001

I I/O (continued)

he seven control registers are:

8 bits at ports P1 through P6 Input register Output register Direction register

8 bits at ports P1 through P6 8 bits at ports P1 through P6 8 bits at ports P1 and P2

Interrupt edge select 8 bits at ports P1 and P2 Interrupt flags 8 bits at ports P1 and P2 Interrupt enable

8 bits at ports P1 through P6 Selection (port or module)

Each one of these registers contains eight bits. Two interrupt vectors are implemented: one commonly used for any interrupt event on ports P1.0 to P1.7, and another commonly used for any interrupt event on ports P2.0

Ports P3, P4, P5, and P6 have no interrupt capability.

chdog Timer

The primary function of the Watchdog Timer (WDT) module is to perform a controlled system restart after a software upset has occurred. A system reset is generated if the selected time interval expires. If an application does not require this watchdog function, the module can work as an interval timer, which generates an interrupt after a selected time interval.

The Watchdog Timer counter (WDTCNT) is a 15/16-bit up-counter not directly accessible by software. The WDTCNT is controlled using the Watchdog Timer control register (WDTCTL), which is an 8-bit read/write register. Writing to WDTCTL in either operating mode (watchdog or timer) is only possible when using the correct password (05Ah) in the high-byte. If any value other than 05Ah is written to the high-byte of the WDTCTL, a system reset PUC is generated. The password is read as 069h to minimize accidental write operations to the WDTCTL register. The low-byte stores data written to the WDTCTL. In addition to the Watchdog Timer control bits, there are two bits included in the WDTCTL that configure the NMI pin.

ART0 and USART1

There are two USART peripherals implemented in the MSP430x14x: USART0 and USART1; but only one in the MSP430x13x configuration: USART0. Both have an identical function as described in the applicable chapters of the MSP430x1xx User's Guide. They use different pins to communicate, and different registers for module control. Registers with identical functions have different addresses.

The universal synchronous/asynchronous interface is a dedicated peripheral module used in serial communications. The USART supports synchronous SPI (3- or 4-pin), and asynchronous UART communication protocols, using double-buffered transmit and receive channels. Data streams of 7 or 8 bits in length can be transferred at a rate determined by the program, or by an external clock. Low-power applications are optimized by UART mode options which allow for the reception of only the first byte of a complete frame. The application software should then decide if the succeeding data is to be processed. This option reduces power consumption.

Two dedicated interrupt vectors are assigned to each USART module—one for the receive and one for the transmit channels.

130x13x, MSP430x14x D SIGNAL MICROCONTROLLER

2C - JULY 2000 - REVISED FEBRUARY 2001

oarator_A

CAOUT,	05Ah, bit0	Comparator output
CAF,	05Ah, bit1	The comparator output is transparent or fed through a small filter
P2CA0,	05Ah, bit2	0: Pin P2.3/CA0/TA1 is not connected to Comparator_A. 1: Pin P2.3/CA0/TA1 is connected to Comparator_A.
P2CA1,	05Ah, bit3	0: Pin P2.4/CA1/TA2 is not connected to Comparator_A.1: Pin P2.4/CA1/TA2 is connected to Comparator_A.
CACTL2.4 to	05Ah, bit4	Bits are implemented but do not control any hardware in this device.
CATCTL2.7	05Ah, bit7	
CAIFG,	059h, bit0	Comparator_A interrupt flag
CAIE,	059h, bit1	Comparator_A interrupt enable
CAIES,	059h, bit2	Comparator_A interrupt edge select bit 0: The rising edge sets the Comparator_A interrupt flag CAIFG 1: The falling edge set the Comparator_A interrupt flag CAIFG
CAON,	059h, bit3	The comparator is switched on.
CAREF,	059h, bit4,5	Comparator_A reference 0: Internal reference is switched off, an external reference can be applied. 1: 0.25 × VCC reference selected. 2: 0.50 × VCC reference selected. 3: A diode reference selected.
CARSEL,	059h, bit6	An internal reference V _{CAREF} , selected by CAREF bits, can be applied to signal path CA0 or CA1. The signal V _{CAREF} is only driven by a voltage source if the value of CAREF control bits is 1, 2, or 3.
CAEX,	059h, bit7	The comparator inputs are exchanged, used to measure and compensate the offset of the comparator.

Eight additional bits are implemented into the Comparator_A module. They enable the software to switch off the input buffer of Port P2. A CMOS input buffer can dissipate supply current when the input is not near $V_{\rm SS}$ or V_{CC}. Control bits CAPI0 to CAIP7 are initially reset and the port input buffer is active. The port input buffer is inactive if the corresponding control bit is set.

D converter


The 12-bit analog-to-digital converter (ADC) uses a 10-bit weighted capacitor array plus a 2-bit resistor string. The CMOS threshold detector in the successive-approximation conversion technique determines each bit by examining the charge on a series of binary-weighted capacitors. The features of the ADC are:

- 12-bit converter with ±1 LSB linearity
- Built-in sample-and-hold
- Eight external and four internal analog channels. The external ADC input terminals are shared with digital port I/O pins.
- Internal reference voltage V_{REF+} of 1.5 V or 2.5 V, software-selectable by control bit 2_5V
- Internal-temperature sensor for temperature measurement $T = (V_SENSOR(T) - V_SENSOR(0°C)) / TC_SENSOR in °C$
 - Battery-voltage measurement: $N = 0.5 \times (AV_{CC} AV_{SS}) \times 4096/1.5V$; V_{REF} + is selected for 1.5 V.
- Source of positive reference voltage level V_{R+} can be selected as internal (1.5 V or 2.5 V), external, or AV $_{CC}$. The source is selected individually for each channel.

SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

A/D converter (continued)

- Source of negative reference voltage level V_R- can be selected as external or AV_{SS}. The source is selected individually for each channel.
- Conversion time can be selected from various clock sources: ACLK, MCLK, SMCLK, or the internal ADC12CLK oscillator. The clock source is divided by an integer from 1 to 8, as selected by software.
- Channel conversion: individual channels, a group of channels, or repeated conversion of a group of channels. If conversion of a group of channels is selected, the sequence, the channels, and the number of channels in the group can be defined by software. For example, a1-a2-a5-a2-a2-....
- The conversion is enabled by the ENC bit, and can be triggered by software via sample and conversion control bit ADC12SC, Timer_A3, or Timer_Bx. Most of the control bits can be modified only if ENC control bit is low. This prevents unpredictable results caused by unintended modification.
- Sampling time can be 4 × n0 × ADC12CLK or 4 × n1 × ADC12CLK. It can be selected to sample as long as the sample signal is high (ISSH=0) or low (ISSH=1). SHT0 defines n0 and SHT1 defines n1.
- The conversion result is stored in one of sixteen registers. The sixteen registers have individual addresses
 and can be accessed via software. Each of the sixteen registers is linked to an 8-bit register that defines
 the positive and negative reference source and the channel assigned.



72C - JULY 2000 - REVISED FEBRUARY 2001

converter (continued)

Table 4. Reference Voltage Configurations

SREF	VOLTAGE AT VR+	VOLTAGE AT VR-
0	AVCC	AVSS
1	V _{REF+} (internal)	AV _{SS}
2, 3	Ve _{REF+} (external)	AV _{SS}
4	AVCC	VREF_/VeREF_ (internal or external)
5	V _{REF+} (internal)	V _{REF} _/Ve _{REF} _ (internal or external)
6, 7	VeREF+ (external)	V _{REF} _/Ve _{REF} _ (internal or external)

trol registers ADC12CTL0 and ADC12CTL1

All control bits are reset during POR. POR is active after V_{CC} or a reset condition is applied to pin RST/NMI. A more detailed description of the control bit functions is found in the ADC12 module description (in the user's guide). Most of the control bits in registers ADC12CTL0, ADC12CTL1, and ADC12MCTLx can only be modified if ENC is low.

The following illustration highlights these bits. Six bits are excluded and can be unrestrictedly modified: ADC12SC, ENC, ADC12TOVIE, ADC12OVIE, and CONSEQ.

The control bits of control registers ADC12CTL0 and ADC12CTL1 are:

	15	8	7					0
ADC12CTL0	SHT1	SHT0	MSC 2_5\	ON SON	ADC12 OVIE	ADC12 TOVIE	ENC	ADC12 SC
01 A 0h	rw-(0)			0) rw-(0) rw-(0) rw(0)	rw–(0) i	rw(0)	rw-(0)

ADC12SC 01A0h, bit0 Sample and convert. The ADC12SC bit is used to control the conversion by software. It is recommended that ISSH=0.

SHP=1: Changing the ADC12SC bit from 0 to 1 starts the sample and conversion operation. Bit ADC12SC is automatically reset when the conversion is complete (BUSY=0).

SHP=0: A high level of bit ADC12SC determines the sample time. Conversion starts once it is reset (by software). The conversion takes 13 ADC12CLK cycles.

ENC 01A0h, bit1 Enable conversion. A conversion can be started by software (via ADC12SC) or by external signals, only if the enable conversion bit ENC is high. Most of the control bits in ADC12CTL0 and ADC12CTL1, and all the bits in ADCMCTL.x can only be changed if ENC is low.

- 0 : No conversion can be started. This is the initial state.
- 1: The first sample and conversion starts with the first rising edge of the sampling signal. The operation selected proceeds as long as ENC is set.

SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

control registers ADC12CTL0 and ADC12CTL1

ADC12TOVIE 01A0h, bit2

Conversion time overflow interrupt enable.

The timing overflow takes place and a timing overflow vector is generated if another start of sample and conversion is requested while the current conversion or sequence of conversions is still active. The timing overflow enable, if set, may request an interrupt.

ADC120VIE 01A0h, bit3

Overflow interrupt enables the individual enable for the overflow-interrupt vector.

The overflow takes place if the next conversion result is written into ADC memory ADC12MEMx but the previous result was not read. If an overflow vector is generated, the overflow-interrupt enable flag ADC12OVIE and the general-interrupt enable GIE are set and an interrupt service is requested.

ADC120N 01A0h, bit4 Switch on the 12-bit ADC core. Make sure that the settling timing constraints are met if ADC core is powered up.

0: Power consumption of the core is off. No conversion is started.

1: ADC core is supplied with power. If no A/D conversion is required, ADC12ON can be reset to conserve power.

REFON 01A0h, bit5 Reference voltage on

- 0: The internal reference voltage is switched off. No power is consumed by the reference voltage generator.
- 1: The internal reference voltage is switched on and consumes additional power. The settling time of the reference voltage should be over before the first sample and conversion is started.

2 5V 01A0h, bit6 Reference voltage level

0: The internal-reference voltage is 1.5 V if REFON = 1.

1: The internal-reference voltage is 2.5 V if REFON = 1.

MSC 01A0h, bit7 Multiple sample and conversion. Works only when the sample timer is selected to generate the sample signal and to repeat single channel, sequence of channel, or when repeat sequence of channel (CONSEQ≠0) is selected.

0 :Only one sample is taken.

1: If SHP is set and CONSEQ = {1, 2, or 3}, then the rising edge of the sample timer's input signal starts the repeat and/or the sequence of channel mode. Then the second and all further conversions are immediately started after the current conversion is completed.

SHT0 01A0h, bit8-11 Sample-and-hold Time0

SHT1

Sample-and-hold Time1

01A0h, bit12-15

The sample time is a multiple of the ADC12CLK \times 4:

 $t_{sample} = 4 \times ADC12CLK \times n$

۰sam	sample - + AABO 120 45												
SHT0/1	0	1	2	3	4	5	6	7	8	9	10	11	12-15
<u> </u>	1	2	4	8	16	24	32	48	64	96	128	192	256
II 2 4 DC42MEM0 through ADC12ME									C12MEM7				

The sampling time defined by SHT0 is used when ADC12MEM0 through ADC12MEM7 are used during conversion. The sampling time defined by SHT1 is used when ADC12MEM8 through ADC12MEM15 are used during conversion.

430x13x, MSP430x14x D SIGNÁL MICROCONTROLLER

2C - JULY 2000 - REVISED FEBRUARY 2001

rol registers ADC12CTL0 and ADC12CTL1 (continued)

ADC12CTL1	
01 A2 h	

S ADC 120 120 and ADO 120 120 (•	7	0
15 CSStartAdd SHS SHI	B ISSH	ADC12DIV ADC12SSEL CONSEQ	ADC12 BUSY
)) rw-(0)	rw-(0) rw-(0) rw-(0) rw-(0) rw-(0) rw-(0)	r –(0)

rw-(0) rw

ADC12BUSY

The BUSY signal indicates an active sample and conversion operation.

01A2h, bit0

0: No conversion is active. The enable conversion bit ENC can be reset normally.

1: A sample period. Conversion or conversion sequence is active.

CONSEQ 01A2h, bit1/2 Select the conversion mode. Repeat mode is on if CONSEQ.1 (bit 1) is set.

0: One single channel is converted

1: One single sequence of channels is converted

2: Repeating conversion of one single channel

3: Repeating conversion of a sequence of channels

ADC12SSEL

Selects the clock source for the converter core

01A2h, bit3/4

0: Internal oscillator embedded in the ADC12 module

1: ACLK 2: MCLK

3. SMCLK

ADC12DIV 01A2h, bit5,6,7 Selects the division rate for the clock source selected by ADC12SSEL. The clock-operation signal ADC12CLK is used in the converter core. The conversion, without sampling time, requires 13 ADC12CLK clocks.

0 to 7: Divide selected clock source by integer from 1 to 8

ISSH

Invert source for the sample signal

01A2h, bit8

0: The source for the sample signal is not inverted.

1: The source for the sample signal is inverted.

SHP 01A2h, bit9 Sample-and-hold pulse, programmable length of sample pulse

0: The sample operation lasts as long as the sample-and-hold signal is 1. The conversion operation starts if the sample-and-hold signal goes from 1 to 0.

1: The sample time (sample signal is high) is defined by nx4x(1/fADC12CLK). SHTx holds the data for n. The conversion starts when the sample signal goes from 1 to 0.

SHS

Source for sample-and-hold

01A2h, bit10/11

0: Control bit ADC12SC triggers sample-and-hold followed by the A/D conversion.

1: The trigger signal for sample-and-hold and conversion comes from Timer_A3.EQU1.

2: The trigger signal for sample-and-hold and conversion comes from Timer_B.EQU0.

3: The trigger signal for sample-and-hold and conversion comes from Timer_B.EQU1.

CStartAdd 01A2h, bit12 to Conversion start address CstartAdd is used to define which ADC12 control memory is used to start a (first) conversion. The value of CstartAdd ranges from 0 to 0Fh, corresponding to ADC12MEM0 to ADC12MEM15 and the associated control registers ADC12MCTL0 to ADC12MCTL15.

bit15


MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

control register ADC12MCTLx and conversion memory ADC12MEMx


All control bits are reset during POR. POR is active after application of V_{CC}, or after a reset condition is applied to pin RST/NMI. Control registers ADC12MCTL.x can be modified only if enable conversion control bit ENC is reset. Any instruction that writes to an ADC12MCTLx register while the ENC bit is reset has no effect. A more detailed description of the control bit functions is found in the ADC12 module description (in the *MSP430x1xx User's Guide*).

There are sixteen ADC12MCTLx 8-bit memory control registers and sixteen ADC12MEMx 16-bit registers. Each of the memory control registers is associated with one ADC12MEMx register; for example, ADC12MEM0 is associated with ADC12MCTL0, ADC12MEM1 is associated with ADC12MCTL1, etc.



The control register bits are used to select the analog channel, the reference voltage sources for V_{R+} and V_{R-} , and a control signal which marks the last channel in a group of channels. The sixteen 16-bit registers ADC12MEMx are used to hold the conversion results.

The following illustration shows the conversion-result registers ADC12MEM0 to ADC12MEM15:



ADC12MEM0 0140h, bit0,

The 12 bits of the conversion result are stored in 16 control registers ADC12MEM0 to ADC12MEM15.

ADC12MEM15 015Eh, bit15 The 12 bits are right-justified and the upper four bits are always read as 0.

ADC12 interrupt flags ADC12IFG.x and enable registers ADC12IEN.x

There are 16 ADC12IFG.x interrupt flags, 16 ADC12IE.x interrupt-enable bits, and one interrupt-vector word. The 16 interrupt flags and enable bits are associated with the 16 ADC12MEMx registers. For example, register ADC12MEM0, interrupt flag ADC12IFG.0, and interrupt-enable bit ADC12IE.0 form one conversion-result block.

ADC12IFG.0 has the highest priority and ADC12IFG.15 has the lowest priority.

All interrupt flags and interrupt-enable bits are reset during POR. POR is active after application of V_{CC} or after a reset condition is applied to the RST/NMI pin.

ADC12 interrupt vector register

The 12-bit ADC has one interrupt vector for the overflow flag, the timing overflow flag, and sixteen interrupt flags. This vector indicates that a conversion result is stored into registers ADC12MEMx. Handling of the 18 flags is assisted by the interrupt-vector word. The 16-bit vector word ADC12IV indicates the highest pending interrupt. The interrupt-vector word is used to add an offset to the program counter so that the interrupt-handler software continues at the corresponding program location according to the interrupt event. This simplifies the interrupt-handler operation and assigns each interrupt event the same five-cycle overhead.

2430x13x, MSP430x14x ED S**I**GNAL MICROCONTROLLER

72C - JULY 2000 - REVISED FEBRUARY 2001

pheral file map

	PERIPHERALS WITH WORD ACCES Watchdog Timer control	WDTCTL	0120h
Watchdog		TBIV	011Eh
Fi mer_B7 Fimer_B3	Timer_B interrupt vector	TBCTL	0180h
see Note 10)	Timer_B control	CCTLO	0182h
•	Capture/compare control 0	CCTL1	0184h
	Capture/compare control 1	CCTL2	0186h
	Capture/compare control 2	CCTL3	0188h
	Capture/compare control 3	CCTL4	018Ah
	Capture/compare control 4	CCTL5	018Ch
	Capture/compare control 5	CCTL6	018Eh
	Capture/compare control 6	TBR	0190h
	Timer_B register	1	0190h
	Capture/compare register 0	CCR0	0192h 0194h
	Capture/compare register 1	CCR1	
	Capture/compare register 2	CCR2	0196h
	Capture/compare register 3	CCR3	0198h
	Capture/compare register 4	CCR4	019Ah
	Capture/compare register 5	CCR5	019Ch
	Capture/compare register 6	CCR6	019Eh
Timer_A3	Timer_A interrupt vector	TAIV	012Eh
_	Timer_A control	TACTL	0160h
	Capture/compare control 0	CCTL0	0162h
!	Capture/compare control 1	CCTL1	0164h
	Capture/compare control 2	CCTL2	0166h
	Reserved	Į	0168h
:	Reserved		016Ah
	Reserved		016Ch
	Reserved	İ	016Eh
	Timer_A register	TAR	0170h
	Capture/compare register 0	CCR0	0172h
	Capture/compare register 1	CCR1	0174h
	Capture/compare register 2	CCR2	0176h
	Reserved		0178h
	Reserved		017Ah
		1	017Ch
	Reserved	Ì	017Eh
	Reserved	SumExt	013Eh
Multiply In MSP430x14x	Sum extend	ResHi	013Ch
only	Result high word	ResLo	013Ah
İ	Result low word	OP_2	0138h
	Second operand	MACS	0136h
	Multiply signed +accumulate/operand1	MAC	0134h
	Multiply+accumulate/operand1	MPYS	0132h
1	Multiply signed/operand1	MPY	0130h
	Multiply unsigned/operand1 B7 in MSP430x14x family has 7 CCR, Timer_B3		

NOTE 10: Timer_B7 in MSP430x14x family has 7 CCR, Timer_B3 in MSP430x13x family has 3 CCR.

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

peripheral file map (continued)

	PERIPHERALS WITH WORD ACCESS (C		
Flash	Flash control 3	1	012Ch
	Flash control 2	1,0,22	012Ah
	Flash control 1	10121	0128h
ADC12	Conversion memory 15	ADC12MEM15	015Eh
See also Peripherals	Conversion memory 14	ADC12MEM14	015Ch
with Byte Access	Conversion memory 13	ADC12MEM13	015Ah
· · · · ,	Conversion memory 12	ADC12MEM12	0158h
	Conversion memory 11	ADC12MEM11	0156h
	Conversion memory 10	ADC12MEM10	0154h
	Conversion memory 9	ADC12MEM9	0152h
	Conversion memory 8	ADC12MEM8	0150h
	Conversion memory 7	ADC12MEM7	014Eh
	Conversion memory 6	ADC12MEM6	014Ch
	Conversion memory 5	ADC12MEM5	014Ah
	Conversion memory 4	ADC12MEM4	0148h
	Conversion memory 3	ADC12MEM3	0146h
	Conversion memory 2	ADC12MEM2	0144h
	Conversion memory 1	ADC12MEM1	0142h
	Conversion memory 0	ADC12MEM0	0140h
	Interrupt-vector-word register	ADC12IV	01A8h
	Inerrupt-enable register	ADC12IE	01A6h
	1 ' '	ADC12IFG	01A4h
	Inerrupt-flag register	ADC12CTL1	01A2h
	Control register 1	ADC12CTL0	01A0h
• 5040	Control register 0	ADC12MCTL15	08Fh
ADC12	ADC memory-control register15 ADC memory-control register14	ADC12MCTL14	08Eh
	ADC memory-control register13	ADC12MCTL13	08Dh
	ADC memory-control register12	ADC12MCTL12	08Ch
	ADC memory-control register11	ADC12MCTL11	08Bh
i	ADC memory-control register10	ADC12MCTL10	08Ah
	ADC memory-control register9	ADC12MCTL9	089h
	ADC memory-control register8	ADC12MCTL8	088h
	ADC memory-control register7	ADC12MCTL7	087h
	ADC memory-control register6	ADC12MCTL6	086h
	ADC memory-control register5	ADC12MCTL5	085h
	ADC memory-control register4	ADC12MCTL4	084h
	ADC memory-control register3	ADC12MCTL3	083h
	ADC memory-control register2	ADC12MCTL2	082h
l .	ADC memory-control register1	ADC12MCTL1	081h
	ADC memory-control register0	ADC12MCTL0	080h

130x13x, MSP430x14x D SIGNAL MICROCONTROLLER

2C - JULY 2000 - REVISED FEBRUARY 2001

heral file map (continued)

	PERIPHERALS WITH BYTE ACC		
JART1	Transmit buffer	UTXBUF.1	07Fh
Only in 'x14x)	Receive buffer	URXBUF.1	07Eh
	Baud rate	UBR1.1	07Dh
	Baud rate	UBR0.1	07Ch
	Modulation control	UMCTL.1	07Bh
	Receive control	URCTL.1	07Ah
	Transmit control	UTCTL.1	079h
	UART control	UCTL.1	078h
UART0	Transmit buffer	UTXBUF.0	077h
OAITIO	Receive buffer	URXBUF.0	076h
	Baud rate	UBR1.0	075h
	Baud rate	UBR0.0	074h
	Modulation control	UMCTL.0	073h
	Receive control	URCTL.0	072h
	Transmit control	UTCTL.0	071h
	UART control	UCTL.0	070h
O-maratar A	CompA port disable	CAPD	05Bh
Comparator_A	CompA control2	CACTL2	05Ah
	CompA control1	CACTL1	059h
O to alk	Basic clock system control2	BCSCTL2	058h
System Clock	Basic clock system control1	BCSCTL1	057h
	DCO clock frequency control	DCOCTL	056h
	Port P6 selection	P6SEL	037h
Port P6	Port P6 direction	P6DIR	036h
		P6OUT	035h
	Port P6 output	P6IN	034h
	Port P6 input	P5SEL	033h
Port P5	Port P5 selection	P5DIR	032h
	Port P5 direction	P5OUT	031h
}	Port P5 output	P5IN	030h
	Port P5 input	P4SEL	01Fh
Port P4	Port P4 selection	P4DIR	01Eh
	Port P4 direction	P4OUT	01Dh
	Port P4 output	P4IN	01Ch
	Port P4 input	P3SEL	01Bh
Port P3	Port P3 selection	P3DIR	01Ah
	Port P3 direction	P3OUT	019h
	Port P3 output	P3IN	018h
	Port P3 input	P2SEL	02Eh
Port P2	Port P2 selection	P2IE	02Dh
	Port P2 interrupt enable	P2IES	02Ch
	Port P2 interrupt-edge select	P2IFG	02Bh
	Port P2 interrupt flag	P2DIR	02Ah
1	Port P2 direction	P2OUT	029h
	Port P2 output	P2IN	028h
	Port P2 input	11 2113	

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

peripheral file map (continued)

	PERIPHERALS WITH BYTE	ACCESS	
Port P1	Port P1 selection	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
	Port P1 interrupt-edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P10UT	021h
	Port P1 input	P1IN	020h
Special Functions	SFR module enable 2	ME2	005h
Special Landacine	SFR module enable 1	ME1	004h
i	SFR interrupt flag2	IFG2	003h
	SFR interrupt flag1	IFG1	002h
	SFR interrupt enable2	IE2	001h
	SFR interrupt enable1	IE1	000h

absolute maximum ratings over operating free-air temperature (unless otherwise noted) †

Voltage applied at V _{CC} to V _{SS}	
Voltage applied to any pin (referenced to V _{SS})	-0.3 V to Vcc+0.3 V
Voltage applied to any pin (referenced to VSS)	+2 mA
Diode current at any device terminal	55°C to 150°C
Storage temperature (unprogrammed device)	4000 to 9500
Storage temperature (unprogrammed device)	-40°C to 85°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE: All voltages referenced to VSS.

2430x13x, MSP430x14x ED SIGNAL MICROCONTROLLER

72C - JULY 2000 - REVISED FEBRUARY 2001

mmended	operating	conditions
---------	-----------	------------

PARAME	PARAMETER			NOM	MAX	UNITS
oly voltage during program execution, V _{CC} (AV		MSP430F13x, MSP430F14x	1.8		3.6	V
oly voltage during flash memory programming, CC = DVCC = VCC)	Vcc	MSP430F13x, MSP430F14x	2.7		3.6	V
ply voltage, Vss			0.0		0.0	V
rating free-air temperature range, T _A		MSP430x13x MSP430x14x	–4 0		85	°C
	LF selected, XTS=0	Watch crystal		32768		Hz
T1 crystal frequency, f(LFXT1)	XT1 selected, XTS=1	Ceramic resonator	450		8000	kHz
Notes 10 and 11)	XT1 selected, XTS=1	Crystal	1000		8000	kHz
	<u> </u>	Ceramic resonator	450		8000	kHz
crystal frequency, f(XT2)		Crystal	1000		8000	Ki iz-
		V _{CC} = 1.8 V	DC		4.15	MHz
cessor frequency (signal MCLK), f(System)		V _{CC} = 3.6 V	DC		8	1711 12
sh-timing-generator frequency, f(FTG)		MSP430F13x, MSP430F14x	257		476	kHz
mulative program time, t _(CPT) (see Note 13)		V _{CC} = 2.7 V/3.6 V MSP430F13x MSP430F14x			3	ms
ss erase time, t(MEras) (See also the flash men atrol register FCTL2 section, see Note 14)	mory, timing generator,	V _{CC} = 2.7 V/3.6 V	200			ms
v-level imput voltage (TCK, TMS, TDI, RST/NMI)	V _{IL} (excluding Xin, Xout)	V _{CC} = 2.2 V/3 V	Vss	\	/ _{SS} +0.6	V
h-level input voltage (TCK, TMS, TDI, RST/NM cluding Xin, Xout)		V _{CC} = 2.2 V/3 V	0.8V _{CC}		Vcc	V
	V _{IL} (Xin, Xout)	V _{CC} = 2.2 V/3 V	V _{SS}		0.2×V _{SS}	V
out levels at Xin and Xout	VIH(Xin, Xout)		0.8×V _{CC}		Vcc	1

TES: 11. In LF mode, the LFXT1 oscillator requires a watch crystal and the LFXT1 oscillator requires a 5.1-MΩ resistor from XOUT to VSS when VCC < 2.5 V. In XT1 mode, the LFXT1, and XT2 oscillators accept a ceramic resonator or a 4-MHz crystal frequency at VCC ≥ 2.2 V. In XT1 mode, the LFXT1 and XT2 oscillators accept a ceramic resonator or an 8-MHz crystal frequency at VCC ≥ 2.8 V.
 12. In LF mode, the LFXT1 oscillator requires a watch crystal. In XT1 mode, FXT1 accepts a ceramic resonator or a crystal.

13. The cumulative program time must not be exceeded during a segment-write operation. This parameter is only relevant if segment

write option is used.

14. The mass erase duration generated by the flash timing generator is at least 11.1 ms. The cummulative mass erase time needed is 200 ms. This can be achieved by repeating the mass erase operation until the cumulative mass erase time is met (a minimum




Figure 3. Frequency vs Supply Voltage, MSP430F13x or MSP430F14x

30x13x, MSP430x14x D SIGNAL MICROCONTROLLER

C - JULY 2000 - REVISED FEBRUARY 2001

rical characteristics over recommended operating free-air temperature (unless otherwise l) (continued)

Current consumption of active mode versus system frequency, F-version

 $I(AM) = I(AM) [1 MHz] \times f(System) [MHz]$

Current consumption of active mode versus supply voltage, F-version

 $I_{(AM)} = I_{(AM)} [3 V] + 175 \mu AVV \times (V_{CC} - 3 V)$

(AM) = (AW) [5 V]					
T-trigger inputs – Ports P1, P2, P3, P4, P5, and P6	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PARAMETER	V _{CC} = 2.2 V	1.1		1.5	· V
Positive-going input threshold voltage	V _{CC} = 3 V	1.5		1.9	
Publitive-dough management	V _{CC} = 2.2 V	0.4		0.9	l v
Negative-going input threshold voltage	V _{CC} = 3 V	0.90		1.3	
Negative-going input	V _{CC} = 2.2 V	0.3		1.1	l _v
Input voltage hysteresis (V _{IT+} - V _{IT} _)	V _{CC} = 3 V	0.5		1	<u> </u>

dard inputs – RST/NMI; JTAG: TCK, TMS, TDI, TDO/TDI

dard inputs – RST/NMI; JTAG: TCK, TMS, TDI, TDO/TI	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
PARAMETER		Vss		V _{SS} +0.6	V	- Constant
	V _{CC} = 2.2 V / 3 V	0.8×V _{CC}		Vcc	V	NAME OF TAXABLE PARTY.
High-level input voltage				_		

puts – Ports P1, P2, P3, P4, P5, and P6


	D-4- D4 D2 D3 D4	P5. and P6					
pu	ts – Ports P1, P2, P3, P4,	TEST	CONDITIONS		MIN	TYP MAX	UNIT
	PARAMETER			See Note 17	V _{CC} -0.25	Vcc	
		IOH(max) = -1 mA,	$V_{CC} = 2.2 \text{ V}$		V _{CC} -0.6	V _C C	
		$I_{OH(max)} = -3.4 \text{ mA},$	$V_{CC} = 2.2 \text{ V},$	See Note 18			V
Н	High-level output voltage	IOH(max) = -1 mA	$V_{CC} = 3 V$	See Note 17	V _{CC} -0.25	V _{CC}	
	•	OH(max)		See Note 18	VCC-0.6	Vcc	
		IOH(max) = -3.4 mA,	$V_{CC} = 2.2 \text{ V},$	See Note 17	V _{SS}	V _{SS} +0.25	•
		$I_{OL(max)} = 1.5 \text{ mA},$				V _{SS} +0.6	l
		IOL(max) = 6 mA,	$V_{CC} = 2.2 \text{ V},$	See Note 18			
NI.	Low-level output voltage	$l_{\text{DL}}(max) = 1.5 \text{ mA}$	V _{CC} = 3 V,	See Note 17	VSS	V _{SS} +0.25	
<u> </u>	$I_{OL(max)} = 1.5 \text{ mA},$	V00 = 3 V	See Note 18	Vss	V _{SS} +0.6		
		$l_{OL(max)} = 6 mA$,	V(() - 0 V,	and cho	uld not exceed	±6 mA to satisfy the	maximum

TES: 17. The maximum total current, IOH(max) and IOL(max), for all outputs combined, should not exceed ±6 mA to satisfy the maximum

18. The maximum total current, I_{OH}(max) and I_{OL}(max), for all outputs combined, should not exceed ±24 mA to satisfy the maximum specified voltage drop.


utputs – Ports P1, P2, P3, P4, P5, and P6 (continued)






10L - Low-Level Output Current - IIIA


TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE



130x13x, MSP430x14x D SIGNAL MICROCONTROLLER

2C - JULY 2000 - REVISED FEBRUARY 2001

rical characteristics over recommended operating free-air temperature (unless otherwise d) (continued)

frequency - Ports P1, P2, P3, P4, P5, and P6

frequency – Ports P1, P2, P3, P4, P5, a	and Po	CONDITIONS	MIN	TYP	MAX	UNIT
PARAMETER	TEST	V _{CC} = 2.2 V			8	MHz
	t(h) = t(L)	V _{CC} = 3 V			10	

ure timing _ Timer_A3: TA0, TA1, TA2; Timer_B7: TB0 to TB6

ire timing _ Timer_A3: TA0, TA1, TA2; Timer_B7: TB0 to	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PARAMETER	V _{CC} = 2.2 V/3 V	1.5			Cycle
D. 40 D0 D4:	V _{CC} = 2.2 V	62			ns
External trigger signal for the interrupt flag (see Notes 19 and 20)	V _{CC} = 3 V	50			
	i di un mith tricu	or cianal	e shorte	r than t/i	int).

- S: 19. The external signal sets the interrupt flag every time t_(int) is met. It may be set even with trigger signals shorter than t_(int). The conditions to set the flag must be met independently of this timing constraint. t_(int) is defined in MCLK cycles.
 - 20. The external signal needs additional timing because of the maximum input-frequency constraint.

ut frequency

TEST CONDITIONS			MIN	TYP	MAX	UNIT
PARAMETER	TEST	CONDITIONS				
TA02, TB0-TB6, Internal clock source, SMCLK signal applied (see Note 21)	C _L = 20 pF		DC		fSystem	MHz
	C _L = 20 pF	C _L = 20 pF				
		fACIK = FLEXT1 = FXT1	40%		60%]
			30%		70%	1
	$V_{CC} = 2.2 \text{ V} / 3 \text{ V}$			50%		
			40%		60%	<u> </u>
Duby such of output frequency.			35%		65%	
Duty cycle of output modulos,	P1.4/SMCLK, C _L = 20 pF,	fSMCLK = fLFXT1/n	50%- 15 ns	50%	50%– 15 ns	
		fSMCLK = fDCOCLK	50%- 15 ns	50%	50%– 15 ns	
	TA02, TB0–TB6, Internal clock source, SMCLK signal applied (see Note 21)	PARAMETERTESTTA02, TB0-TB6, Internal clock source, SMCLK signal applied (see Note 21) $C_L = 20 \text{ pF}$ P5.6/ACLK, P5.4/MCLK, P5.5/SMCLK $C_L = 20 \text{ pF}$ P2.0/ACLK $C_L = 20 \text{ pF}$, $V_{CC} = 2.2 \text{ V/ 3 V}$ Duty cycle of output frequency, $C_L = 20 \text{ pF}$, $C_L = 20 \text{ pF}$,	$\begin{array}{llllllllllllllllllllllllllllllllllll$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

TE 21: The limits of the system clock MCLK has to be met; the system (MCLK) frequency should not exceed the limits. MCLK and SMCLK frequencies can be different.

horn	al interrupt timing					
Lein		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	PARAMETER	V _{CC} = 2.2 V/3 V	1.5			Cycle
	Darde D4 D2:	V _{CC} = 2.2 V	62			ns
nt)	External trigger signal for the interrupt flag (see Notes 22 and 23)	V _{CC} = 3 V	50			
		t	or cianal	s shorte	r than to	nt).

TES: 22. The external signal sets the interrupt flag every time t_(int) is met. It may be set even with trigger signals shorter than t_(int) The conditions to set the flag must be met independently of this timing constraint. t(int) is defined in MCLK cycles.

23. The external signal needs additional timing because of the maximum input-frequency constraint.

ake-up LPM3			TVD	MAX	UNIT
PARAMETER	TEST CONDITIONS	MIN	TYP	IVIAA	UNIT
TAIVAILL	f = 1 MHz			6	
DM3) Delay time	$f = 2 \text{ MHz}$ $V_{CC} = 2.2 \text{ V/3 V}$			6	μs
LPM3) Delay time	f = 3 MHz			6	<u> </u>

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

ectrical characteristics over recommended operating free-air temperature (unless otherwise ted) (continued)

- Individual devices have a minimum and maximum operation frequency. The specified parameters for ain DCO characteristics fDCOx0 to fDCOx7 are valid for all devices.
 - All ranges selected by Rsel(n) overlap with Rsel(n+1): Rsel0 overlaps with Rsel1, ... Rsel6 overlaps with
 - DCO control bits DCO0, DCO1, and DCO2 have a step size as defined by parameter SDCO.
 - Modulation control bits MOD0 to MOD4 select how often fDCO+1 is used within the period of 32 DCOCLK cycles. The frequency f(DCO) is used for the remaining cycles. The frequency is an average equal to $f(DCO) \times (2^{MOD/32}).$

or (see Note 31)	MIN NO	XAM MC	UNIT
160144	10000		
XTS=0; LF oscillator selected		12	↓ p≓
XTS=1; XT1 oscillator selected		2	
XTS=0; LF oscillator selected		12	pF
e VCC = 2.2 V/3 V XTS=1: XT1 oscillator selected		2	,
V _{CC} = 2.2 V/3 V	Vss	0.2 × V _C (
V = 2.2 V/3 V	0.8×V _{CC}	Vcc	V
,	$V_{CC} = 2.2 \text{ V/3 V}$ $XTS=0; \text{ LF oscillator selected}$ $V_{CC} = 2.2 \text{ V/3 V}$ $XTS=1; XT1 \text{ oscillator selected}$ $V_{CC} = 2.2 \text{ V/3 V}$ $V_{CC} = 2.2 \text{ V/3 V}$	$ \begin{array}{c} \text{XTS=0; LF oscillator selected} \\ \text{V}_{\text{CC}} = 2.2 \text{V/3 V} \\ \text{XTS=1; XT1 oscillator selected} \\ \text{V}_{\text{CC}} = 2.2 \text{V/3 V} \\ \text{XTS=0; LF oscillator selected} \\ \text{V}_{\text{CC}} = 2.2 \text{V/3 V} \\ \text{XTS=1; XT1 oscillator selected} \\ \text{V}_{\text{CC}} = 2.2 \text{V/3 V} \\ \text{V}_{\text{CC}} = 2.2 \text{V/3 V} \\ \text{V}_{\text{CC}} = 2.2 \text{V/3 V} \\ \end{array} $	XTS=0; LF oscillator selected 12

NOTE 31: The oscillator needs capacitors at both terminals, with values specified by the crystal manufacturer.

notes os	cillator, XT2 oscillator (se	e Note 32)	MIN	NOM	MAX	UNIT
Crystar os	PARAMETER	1201 00.11		2		pΕ
Voni	Integrated input capacitance	Vcc = 2.2 V/3 V		2		pF
1,0114	Integrated output capacitance	V _{CC} = 2.2 V/3 V	V _{SS}	(0.2 × VCC	V
	Input levels at XIN, XOUT	V _{CC} = 2.2 V/3 V	0.8×VCC		Vcc	V
XINH		V _{CC} = 2.2 V/3 V	nanufacturer.			

NOTE 32: The oscillator needs capacitors at both terminals, with values specified by the crystal manufacturer.

	SARTO, USART1 (see Note 33)	CONDITIONS	MIN	NOM	MAX	UNIT	
Ī	PARAMETER	TEST CONDITION	200	430	800	ns	
ļ	t(τ) USART0/1: deglitch time	V _{CC} = 2.2 V V _{CC} = 3 V V _{CC} = 3 V V _{CC} = 3 V V _{CC} = 3 V V _{CC} = 3 V	150 equireme	280	to ensu	re that the	

NOTE 33: The signal applied to the USART0/1 receive signal/terminal (URXD0/1) should meet the timing requirements of t(t) to ensure that the URXS flip-flop is set. The URXS flip-flop is set with negative pulses meeting the minimum-timing condition of t(t). The operating conditions to set the flag must be met independently from this timing constraint. The deglitch circuitry is active only on negative transitions on the URXD0/1 line.

130x13x, MSP430x14x D SIGNÁL MICROCONTROLLER

2C - JULY 2000 - REVISED FEBRUARY 2001

rical characteristics over recommended operating free-air temperature (unless otherwise d) (continued)

ADC, power supply and input range conditions (see Note 34)

ADC, pow	ver supply and input r	ange conditions (see Note 34	···	MIN	NOM	MAX	UNIT
PAF	RAMETER	TEST CONDITIONS					
	Analog supply voltage	AVCC and DVCC are connected toget AVSS and DVSS are connected toget V(AVSS) = V(DVSS) = 0 V	her ner	2.2		3.6	٧
	_	2.5 V = 1 for 2.5 V built-in reference	3 V	2.4	2.5	2.6	V
	Positive built-in reference voltage output	2_5 V = 0 for 1.5 V built-in reference V(REF+) ≤ I(VREF+) ^{max}	2.2 V/3 V	1.44	1.5	1.56	
		· V(IXLI ·)	2.2 V	0.01		-0.5	mA
+	Load current out of VREF+ terminal		3 V				
	terrimica	IV(REF)+ = 500 μA +/- 100 μA	2.2 V			±2	LSB
	Load-current regulation	Analog input voltage ~0.75 V; 2_5 V = 0	3 V			±2	
EF)+ [†]	VREF+ terminal	/(REF)+ = 500 μA ± 100 μA nalog input voltage ~1.25 V; _5 V = 1				±2	LSB
REF) + [‡]	Load current regulation VREF+ terminal	V(REF)+ =100 μA → 900 μA, VCC=3 V , αx −0.5 x $VREF$ + Error of conversion result ≤ 1 LSB				20	ns
F+	Positive external reference voltage input	VeREF+ > VeREF_/VeREF_ (see No	ote 35)	1.4		VAVCC	V
/VeREF-	Negative external reference voltage input	VeREF+ > VeREF_VeREF_ (see No	ote 36)	0		1.2	V
EF+ F_/Ve R EF_)	Differential external reference voltage input	VeREF+ > VeREF_/VeREF_ (see No		1.4		VAVCC	V
6.x/Ax)	Analog input voltage range (see Note 38)	All P6.0/A0 to P6.7/A7 terminals. An selected in ADC12MCTLx register a $0 \le x \le 7$; $V(AVSS) \le VP6.x/Ax \le V(AVSS)$	nd P6Sel.x=1	()	VAVCC	V
	Operating supply current	fADC12CLK = 5.0 MHz	2.2 V		0.65	1.3	mA.
C12	into AV _{CC} terminal (see Note 39)	ADC12OLN = 1, REFON = 0 SHT0=0, SHT1=0, ADC12DIV=0	3 V		8.0	1.6	
+	Operating supply current into AV _{CC} terminal (see Note 40)	fADC12CLK = 5.0 MHz ADC12ON = 0, REFON = 1, 2_5V = 1	3 V		0.5	3.0	
fADC13CLK = 5.0 MHz 2		2.2 V		0.5	3.0	B mA	
F+	Operating supply current (see Note 40)	ADC12ON = 0, REFON = 1, 2_5V = 0	3 V		0.5	9.0	

ot production tested, limits characterized

ot production tested, limits verified by design

- TES: 34. The leakage current is defined in the leakage current table with P6.x/Ax parameter.
 - 35. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced
 - 36. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced
 - 37. The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with
 - 38. The analog input voltage range must be within the selected reference voltage range V_{R+} to V_R for valid conversion results.
 - 39. The internal reference supply current is not included in current consumption parameter I_{ADC12}.
 - 40. The internal reference current is supplied via terminal AVCC. Consumption is independent of the ADC12ON control bit, unless a conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

ectrical characteristics over recommended operating free-air temperature (unless otherwise oted) (continued)

2-bit ADC, bu	ilt-in reference (see N	Note 41)		MIN	NOM	MAX	UNIT
	RAMETER	TEST CONDITIONS			110111		
VeREF+	Static input current (see Note 42)	0V ≤V _{eREF+} ≤ V _A VCC	2.2 V/3 V			±1	μΑ
VREF_/VeREF_	Static input current (see Note 42)	0V ≤ V _{eREF} ≤ VAVCC	2.2 V/3 V			±1	μΑ
CVREF+	Capacitance at pin VREF+ (see Note 43)	REFON =1, 0 mA \leq lyREF+ \leq ly(REF)+(max)	2.2 V/3 V	5	10		μF
C _i ‡	Input capacitance (see	Only one terminal can be selected at one time, P6.x/Ax	2.2 V			40	pF
	Input MUX ON resistance(see Note 44)	0V ≤ V _{AX} ≤ V _A VCC	3 V			2000	Ω
T _{REF+} †	Temperature coefficient of built-in reference	$I_{V(REF)}$ + is a constant in the range of 0 mA $\leq I_{V(REF)}$ + \leq 1 mA	2.2 V/3 V	<u> </u>		±100	ppm/°C

Not production tested, limits characterized

NOTES: 41. The voltage source on VeREF+ and VREF_VeREF_) needs to have low dynamic impedance for 12-bit accuracy to allow the charge to settle for this accuracy (See Figures 12 and 13).

- 42. The external reference is used during conversion to charge and discharge the capacitance array. The dynamic impedance should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
- 43. The internal buffer operational amplifier and the accuracy specifications require an external capacitor.
- 44. The input capacitance is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy. All INL and DNL tests uses two capacitors between pins V(REF+) and AVSS and V(REF-)N(eREF-) and AVSS: 10 μF tantalum and 100 nF ceramic.

430x13x, MSP430x14x ED SIGNAL MICROCONTROLLER

2C - JULY 2000 - REVISED FEBRUARY 2001

trical characteristics over recommended operating free-air temperature (unless otherwise d) (continued)

t ADC, timing parameters

t ADC. t	iming parameters				NOM	MAX	UNIT
	ARAMETER	TEST CONDITIONS		MIN	MOIN	Wirth	
Settle time of internal reference voltage (see Figure 15 and Note 45)		$I_{V(REF)+} = 0.5 \text{ mA}, C_{V(REF)+} = 10 \mu\text{F}, V_{REF+} = 1.5 \text{ V, VAVCC} = 2.2 \text{ V}$				17	ms
C12OSC)	Figure 10 and 1000 107	ADC12DIV=0 [f(ADC12CLK) =f(ADC12OSC)]	2.2 V 3 V	3.7		6.3	MHz
	Conversion time	AVCC(min) ≤ VAVCC ≤ AVCC(max), CVREF+ ≥ 5 µF, Internal oscillator, fosc = 3.7 MHz to 6.3 MHz	2.2 V/ 3 V	2.06		3.51	μs
NVERT			_K or		13×ADC12DIV× 1/fADC12(CLK)	100	μs
t	Settle time of the ADC	AVCC(min) ≤ VAVCC ≤ AVCC(max) (see	Note 46)			100	ns
C12ON [‡]	Settle time of the first	VAVCC(min) \leq VAVCC \leq VAVCC(max) Ri(source) = 400 Ω , Z_i = 1000 Ω ,	3 V	1220			ns
mple [‡]	Sampling time	R _i (source) = 400 Ω , Z _i = 1000 Ω , C _i = 30 pF τ = [R _i (source) x+ Z _i] x C _i ;(see Note 47)		1400			

ot production tested, limits characterized

- TES: 45. The condition is that the error in a conversion started after tREF(ON) is less than ±0.5 LSB. The settling time depends on the external
 - 46. The condition is that the error in a conversion started after tADC120N is less than ±0.5 LSB. The reference and input signal are already
 - 47. Ten Tau (τ) are needed to get an error of less than ±0.5 LSB. t_{Sample} = 10 x (Ri + Zi) x Ci+ 800 ns




Figure 15. Typical Settling Time of Internal Reference t_{REF(ON)} vs External Capacitor on V_{REF}+


MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER


SLAS272C - JULY 2000 - REVISED FEBRUARY 2001

ectrical characteristics over recommended operating free-air temperature (unless otherwise oted) (continued)

	•						
-hit	ADC, linearity pa	rameters		MIN	NOM	MAX	UNIT
	- A BANGTED	IESI CONDITIONO				±2	
	PARAMETER	1.4 V ≤ (VeREF+ – VREF-/VeREF-) min ≤ 1.6 V	2.2 V/3 V			±1.7	LSB
(1)	Integral linearity error	$A \in V \subset \mathbb{N}(aRFE+) = V(REF-) \mathcal{N}(eREF-) \min \leq [V(AVCC)]$					
(1)	Differential linearity		2.2 V/3 V			±1	LSB
D	error	CA/DEE+) = 10 HF ((antalum) and 100 iii (***					
	Offset error†	(VeREF+-VREF_VeREF-)min ≤ (VeREF+-VREF_VeREF-), Internal impedance of source R _i < 100 Ω, Internal impedance of source R _i < 100 p. (ceramic)	2.2 V/3 V		±2	±4	LSB
-0	Oliset ellor.	CO/PEE+) = 10 uF (tantalum) and 100 iii (ceramie)	 	t	±1.1	+2	LSB
		(VeREF+-VREF-VeREF-)min≤(VeREF+-VREF-VeREF-),	2.2 V/3 V		±1.1	<u></u>	
-G	Gain error [†]	1 CA/DEE+) = 1() (IF ((a))(a)(d) (100 ft) (1			+2		LSB
—— Ет	Total unadjusted	$(V_{eREF+} - V_{eREF-})_{min} \le (V_{eREF+} - V_{eREF-})_{eREF-}$ C(VREF+) = 10 μF (tantalum) and 100 nF (ceramic)	2.2 V/3 V		<u> </u>		
- 1	errorT						

Not production tested, limits characterized





.M139/LM239/LM339/LM2901/LM3302 Low Power Low Offset Voltage Quad Comparators

General Description

The LM139 series consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mV max for all four comparators. These were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay range VCO; MOS clock timers; generators; wide multivibrators and high voltage digital logic gates. The LM139 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, they will directly interface with MOS logic - where the low power drain of the LM339 is a distinct advantage over standard comparators.

Features

- Wide supply voltage range
- or ±1 to ±18 V_{DC} 2 to 36 V_{DC} ■ LM139/139A Series or ±1 to ±18 VDC
- 2 to 36 V_{DC} LM2901: or ± 1 to ± 14 V_{DC} 2 to 28 V_{DC} LM3302:
- Very low supply current drain (0.8 mA) independent of supply voltage 25 nA
- Low input biasing current:
- ±5 nA

Low input offset current:


±3 mV

- Offset voltage:
- Input common-mode voltage range includes GND
- Differential input voltage range equal to the power supply voltage
- 250 mV at 4 mA Low output saturation voltage:
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems

Advantages

- High precision comparators
- Reduced V_{OS} drift over temperature
- Eliminates need for dual supplies
- Allows sensing near GND
- Compatible with all forms of logic
- Power drain suitable for battery operation

One-Shot Multivibrator with Input Lock Out



Absolute Maximum Ratings (Note 10) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales

If Military/Aerospace specified devices are Office/Distributors for availability and specificat	required, please contact the Name Ions.	239/LM339 39A/LM339A 39A/LM339A 39O1 28 V _{DC} or ±14 V _{DC} 28 V _{DC} 28 V _{DC} 28 V _{DC} 28 V _{DC} 28 V _{DC} 28 V _{DC} 50 mA 50 mA 1050 mW 0 mW 0 mW 0 mW
Office/Distributors for availability and a	LM139/LM239/LM339 LM139A/LM239A/LM339A	LM3302
Supply Voltage, V ⁺ Differential Input Voltage (Note 8)	LM2901 36 V _{DC} or ±18 V _{DC} 36 V _{DC} -0.3 V _{DC} to +36 V _{DC}	28 V _{DC}
Input Voltage Input Current (V _{IN} <-0.3 V _{DC}),	50 mA	50 mA
(Note 3) Power Dissipation (Note 1) Molded DIP Cavity DIP	1050 mW 1190 mW 760 mW	1050 mW
Small Outline Package Output Short-Circuit to GND, (Note 2)	Continuous -65°C to +150°C	Continuous _65°C to +150°C
Storage Temperature Range Lead Temperature (Soldering, 10 seconds)	260°C	260°C –40°C to +85°C

Operating Temperature Range 0°C to +70°C LM339/LM339A -25°C to +85°C

LM239/LM239A _40°C to +85°C _55°C to +125°C LM2901 LM139/LM139A

Soldering Information 260°C Dual-In-Line Package 260°C Soldering (10 seconds)

215°C Small Outline Package 215°C 220°C Vapor Phase (60 seconds) 220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount 600V devices.

ESD rating (1.5 k Ω in series with 100 pF)

Electrical Characteristics

Electrical Cha	unless otherwise stated)		M139	Δ .	LM23	9A, LM	339A	L	M13	9	Units
Parameter	Conditions			Max	Min	Тур	Max	Min 1	Гур	Max	
1 Million		Min				1.0	2.0		2.0	5.0	mV_{DC}
Input Offset Voltage	(Note 9)		1.0	2.0		25	250		25	100	nApo
Input Bias Current	I _{IN(+)} or I _{IN(-)} with Output in		25	100		20					
nput Bias Current	Linear Range, (Note 5), V _{CM} =0V				ļ	5.0	50		3.0	25	nA
- Offert Current	I _{IN(+)} -I _{IN(-)} , V _{CM} =0V		3.0	25			V*1.5	0		V*-1.5	VDO
nput Offset Current	V+=30 V _{DC} (LM3302,	0		V+-1.5	0		V1.5				
Input Common-Mode	V+=28 V _{DC}) (Note 6)				<u> </u>		2.0	 	0.8	2.0	mA
Voltage Range	R _L =∞ on all Comparators,		0.8	2.0		0.8	2.5		1.0	2.5	mA,
Supply Current	R _L =∞, V+=36V,	1				1.0	2.5				
	(LM3302, V ⁺ =28 V _{DC})							50	200		V/n
	R _L ≥15 kΩ, V+=15 V _{DC}	50	200		50	200		30	200		
Voltage Gain	$V_o = 1 V_{DC}$ to 11 V_{DC}								300		n:
	V _{IN} =TTL Logic Swing, V _{REF} =		300)		300)		200		
Large Signal	1.4 V _{DC} , V _{RL} =5 V _{DC} ,										
Response Time	$R_L=5.1 \text{ k}\Omega$								1.3		μ
	$V_{RL}=5.1 \text{ k}\Omega$,		1	.3		1.3	3		1.0)	
Response Time	V _{RL} =5 V _{DC} , N _L =5.1 Maz,	1									

trical Characteristics (Continued)

 T_{DC} , $T_{A} = 25^{\circ}$ C, unless otherwise stated)

										Units
_{DC} , T _A = 25°C	1 224	LM139A		LM239A, LM339A			LM139			
rameter	Conditions		Max	Min	Тур	Max	Min	Тур	Max	
ll allioto.		Min Typ	IVIAX	6.0	16		6.0	16		mA _{DC}
ink Current	$V_{IN(-)}=1 \ V_{DC}, \ V_{IN(+)}=0,$	6.0 16		0.0	,0					
IIIK Guirent	V _o ≤1.5 V _{DC}	250	400		250	400		250	400	mV _{DC}
n Voltage	$V_{IN(-)}=1$ V_{DC} , $V_{IN(+)}=0$,	200								<u> </u>

 nA_{DC} l_{sink}≤4 mA 0.1 0.1 0.1 $V_{IN(+)}=1 \ V_{DC}, V_{IN(-)}=0,$ eakage Vo=5 VDC nt

ctrical Characteristics

Vac. TA = 25°C,	racteristics unless otherwise stated)			000	11	 M290)1	ļ	_M330)2	Units
Parameter	Conditions		39, LM		Min T		Max	Min	Тур	Max	
Parametei		Min	Тур	Max		<u>9P</u> 2.0	7.0		3	20	mV_{DC}
offset Voltage	(Note 9)		2.0 25	5.0 250	<u> </u>	25	250		25	500	nA _{DC}
sias Current	I _{IN(+)} or I _{IN(-)} with Output in		25	230							
olas Guironi	Linear Range, (Note 5), V _{CM} =0V			50		5	50		3	100	nA _{DC}
Offset Current	I _{IN(+)} -I _{IN(-)} , V _{CM} =0V	<u> </u>	5.0	√+-1.5	0		V+-1.5	0		V+-1.5	V _{DC}
Common-Mode	V+=30 V _{DC} (LM3302,	0		V -1.5							
age Range	V+=28 V _{DC}) (Note 6)	 	0.8	2.0	 	0.8	2.0		8.0	2.0	mA _{DC}
y Current	R _L =∞ on all Comparators,		1.0	2.5		1.0	2.5		1.0	2.5	mA _{DC}
	R _L =∞, V*=36V,		•••								V/mV
	(LM3302, V ⁺ =28 V _{DC})	50	200		25	100		2	30		V/IIIV
ge Gain	R _L ≥15 kΩ, V+=15 V _{DC}										+
	V _o = 1 V _{DC} to 11 V _{DC}		300			300		-	300		ns
Signal	V _{IN} =TTL Logic Swing, V _{REF} =		000		1						
sponse Time	1.4 V _{DC} , V _{RL} =5 V _{DC} ,										
•	$R_L=5.1 \text{ k}\Omega$,		1.3			1.3	3		1.3	3	sti
onse Time	V_{RL} =5 V_{DC} , R_L =5.1 k Ω ,		1.0	,				1			-
	(Note 7)	6.0) 16		6.0	16	6	6.	0 10	3	mA _D
ut Sink Current	$V_{IN(-)}=1 \ V_{DC}, \ V_{IN(+)}=0,$	0.0	, ,	,							
	V _O ≤1.5 V _{DC}		25	0 40	0	25	0 400)	25	0 500	mV _D
ration Voltage	$V_{IN(-)}=1 V_{DC}, V_{IN(+)}=0,$		23	0 -10							
_	I _{SINK} ≤4 mA		0.	1		0.	.1		0.	1	nA _D
put Leakage	$V_{IN(+)}=1$ $V_{DC},V_{IN(-)}=0$,		0.	•							
urrent	V _O =5 V _{DC}										

Electrical Characteristics

FICORITOR: -									1
(+ = 5.0 V _{DC} , (Note 4))	Conditions	LM13	9A	LM239A, LM339A			LM139		Units
Parameter	Conditions	Min Typ	Max	Min	Тур	Max	Min Typ	Max	
		MILL TYP	4.0			4.0		9.0	mV_{DC}
out Offset Voltage	(Note 9)		100	-		150		100	nA _{DC}
out Offset Current	I _{IN(+)} -I _{IN(-)} , V _{CM} =0V	 	300			400		300	nA _{DC}
out Bias Current	I _{IN(+)} or I _{IN(-)} with Output in Linear Range, V _{CM} =0V (Note 5)		V+-2.0	0		V+-2.0	0	V+-2.0	V _{DC}
put Common-Mode	V+=30 V _{DC} (LM3302,	0	V '-2.0					700	mV _{OC}
oltage Range	$V^{+}=28 V_{DC}) (Note 6)$ $V_{IN(-)}=1 V_{DC}, V_{IN(+)}=0,$		700			700		700	IIIVDC
aturation Voltage	1/14(=)								-+

Electrical Characteristics (Continued)

(V+ = 5.0 V _{DC} , (Note 4))	Conditions	LM139A		LM239A, LM339A			LM139		Units	
Parameter		Min Typ	Max	Min	Тур	Max	Min	Тур	Max	
Output Leakage Current	$V_{IN(+)=}1 V_{DC}, V_{IN(-)}=0, V_{O}=30 V_{DC}, (LM3302,$		1.0			1.0			1.0	μA _{DC}
Differential Input Voltage	V _O =28 V _{DC}) Keep all V _{IN} 's≥0 V _{DC} (or V ⁻ , if used), (Note 8)		36			36			36	V _{DC}

Electrical Characteristics

$(V^+ = 5.0 V_{DC}, (Note 4))$	O - distance	LM239, LM339		LM2901				LM330		Units	
Parameter	Conditions			Min	Тур	Max	Min	Тур	Max		
		IAITLE	178	9.0		9	15			40	mV_{DC}
nput Offset Voltage	(Note 9)			150		50	200			300	nA_DC
nput Offset Current	I _{IN(+)} -I _{IN(-)} , V _{CM} =0V					200	500			1000	nA _{DC}
Input Bias Current	I _{IN(+)} or I _{IN(-)} with Output in Linear Range, V _{CM} =0V (Note			400		200	300	}			
input Blue Cameria											
	5)	<u> </u>			-		V+-2.0	0		V+-2.0	V _{DC}
Input Common-Mode	V+=30 V _{DC} (LM3302, V+=28			V+-2.0	0		V -Z.0				
mpat Commen me	V _{DC})							1			
Voltage Range	(Note 6)					400	700	-		700	mV _D
Saturation Voltage	$V_{IN(-)}=1 \ V_{DC}, \ V_{IN(+)}=0,$	Ì		700		400	700				
Saluration votage	I _{SINK} ≤4 mA				ļ		- 10	 		1.0	μA _D
Output Leakage Current	$V_{IN(+)=}1 V_{DC}, V_{IN(-)}=0,$			1.0			1.0			1.0	P. IDO
Output Leakage Outrom	$V_0=30 V_{DC}$, (LM3302, $V_0=28$							1			
	V _{DC})									28	VDO
Differential Input Voltage Keep all V _{IN} 's≥0 V _{DC} (or V			_	36			36			20	1
Differential input voltage	if used), (Note 8)									temperatur	

Note 1: For operating at high temperatures, the LM339/LM339A, LM2901, LM3302 must be derated based on a 125°C maximum junction temperature and a thermal resistance of 95°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The LM239 and LM139 must be derated based on a 150°C maximum junction temperature. The low bias dissipation and the "ON-OFF" characteristic of the outputs keeps the chip dissipation very small

(P_D≤100 mW), provided the output transistors are allowed to saturate. Note 2: Short circuits from the output to V* can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output

current is approximately 20 mA independent of the magnitude of V+. Note 3: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns

Note 4: These specifications are limited to -55°C≤T_A≤+125°C, for the LM139/LM139A. With the LM239/LM239A, all temperature specifications are limited to -25°C≤T_A≤+85°C, the LM339/LM339A temperature specifications are limited to 0°C≤T_A≤+70°C, and the LM2901, LM3302 temperature range is -40°C≤T_A≤+85°C.

Note 5: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so

Note 6: The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V⁺ -1.5V at 25°C, but either or both inputs can go to +30 V_{DC} without damage (25V for LM3302), independent of the magnitude of V⁺.

Note 7: The response time specified is a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained, see typical performance


Note 8: Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3 V_{DC} (or 0.3 V_{DC}below the magnitude of the negative power

Note 9: At output switch point, V_0 =1.4 V_{DC} , R_S =0 Ω with V⁺ from 5 V_{DC} to 30 V_{DC} ; and over the full input common-mode range (0 V_{DC} to V⁺ -1.5 V_{DC} , at 25°C. For LM3302, V* from 5 V_{DC} to 28 V_{DC} .


Note 10: Refer to RETS139AX for LM139A military specifications and to RETS139X for LM139 military specifications.

al Performance Characteristics LM139/LM239/LM339, LM139A/LM239A/LM339A, LM3302


Current



Input Current




Output Saturation Voltage




DS005706-36

onse Time for Various Overdrives - Negative




Response Time for Various Input Overdrives -- Positive Transition




pical Performance Characteristics LM2901


pply Current



Input Current




Output Saturation Voltage




Typical Performance Characteristics LM2901 (Continued)

Response Time for Various Input Overdrives — Negative Transition



Response Time for Various Input Overdrives-Positive Transition



Application Hints

The LM139 series are high gain, wide bandwidth devices which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray input-output coupling. Reducing this input resistors to < 10 k Ω reduces the feedback signal levels and finally, adding even a small amount (1 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All pins of any unused comparators should be tied to the negative supply.


The bias network of the LM139 series establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from 2 V_{DC} to 30 V_{DC} .

It is usually unnecessary to use a bypass capacitor across the power supply line.


The differential input voltage may be larger than V $^+$ without damaging the device. Protection should be provided to prevent the input voltages from going negative more than $-0.3~V_{DC}$ (at 25°C). An input clamp diode can be used as shown in the applications section.

The output of the LM139 series is the uncommitted collector of a grounded-emitter NPN output transistor. Many collectors can be tied together to provide an output OR'ing function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the V+ terminal of the LM139A package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used). The amount of current which the cutput device can sink is limited by the drive available (which is independent of V^{+}) and the β of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately 60Ω R_{SAT} of the output transistor. The low offset voltage of the output transistor (1 mV) allows the output to clamp essentially to ground level for small load currents.


Typical Applications (V* = 5.0 V_{DC})



Connection Diagrams



Order Number LM139J, LM139J/883 (Note 11), LM139AJ,
LM139AJ/883 (Note 12), LM239J, LM239AJ, LM339J
See NS Package Number J14A
Order Number LM339AM, LM339AMX, LM339M, LM339MX or LM2901M
See NS Package Number M14A
Order Number LM339N, LM339AN, LM2901N or LM3302N
See NS Package Number N14A



Order Number LM139AW/883 or LM139W/883 (Note 11)
See NS Package Number W14B,
LM139AWGRQMLV (Note 13)
See NS Package Number WG14A

Note 11: Available per JM38510/11201 Note 12: Available per SMD# 5962-8873901

Note 13: See STD Mil Dwg 5962R96738 for Radiation Tolerant Device



TRIOS® Phototransistor Optocoupler

(7.62 - 8.81)

TURES gh Current Transfer Ratios 1H600-0, 40 to 80%

H600-1, 63 to 125% H600-2, 100 to 200%

H600-3, 160 to 320% Diation Test Voltage (1.0 s), 5300 V_{RMS}

_{Esat} 0.25 (≤0.4) V, I_F=10 mA, I_C=2.5 mA gh Quality Premium Device

gn Quanty Fremium Device ong Term Stability orage Temperature, –55° to +150°C

eld Effect Stable by TRIOS (TRansparent on Shield)

nderwriters Lab File #E52744

VDE 0884 Available with Option 1

SFH600 is an optocoupler with a GaAs LED emit-

hich is optically coupled with a silicon planar pho-

CRIPTION

nsistor detector. The component is packaged in a tic plug-in case, 20 AB DIN 41866. coupler transmits signals between two electrical isolated circuits. The potential difference ween the circuits to be coupled is not allowed to

eed the maximum permissible insulating voltage. kimum Ratings

itter verse Voltage......6.0 V

al Power Dissipation100 mW tector

wer Dissipation150 mW

chage
lation Test Voltage (between emitter and latector referred to climate DIN 40046, part 2, Nov. 74) (t=1.0 s)....................5300 V_{RMS}

epage.....≥7.0 mm earance.....≥7.0 mm

lation Thickness between Emitter & tector≥0.4 mm

mparative Tracking Index per
DIN IEC 112/VDE0303, part 1175

lation Resistance V_{IO}=500 V, *T*_A=25°C.....≥10¹² Ω

 $V_{\rm IO}$ =500 V, $T_{\rm A}$ =100°C......≥10¹¹ Ω orage Temperature Range.....–55°C to +150°C

Dimensions in inches (mm) pin one ID ថា ២ ៣ 6 Base Anode 1 .248 (6.30) 5 Collector Cathode 2 [4] [5] [6] 4 Emitter NC 3 335 (8.50) .343 (8.70) .300 (7.62) .048 (0.45) .039 typ. .022 (0.55) (1.00)Min' 130 (3.30) .150 (3.81) 18° 40 114 (2.90) 130 (3.0) typ. .031 (0.80) min. .010 (.25) .031 (0.80) typ .018 (0.45) ,035 (0.90) .300-.347

-. 100 (2.54) typ.

Characteristics (T_A=25°C)


.022 (0.55)

	Symbol		Unit	Condition
Emitter				
Forward Voltage	v_{F}	1.25 (≤1.65)	٧	I _F =60 mA
Breakdown Voltage	v_{BR}	≥6.0		<i>I</i> _R =10 μA
Reverse Current	I_{R}	0.01 (≤10)	μΑ	V _R =6.0 ∨
Capacitance	c_0	25	pF	V _F =0 V f=1.0 MHz
Thermal Resistance	R _{THJamb}	750	K/W	
Detector				
Capacitance Collector-Emitter Collector-Base Emitter-Base	C _{CE} C _{CB} C _{EB}	5.2 6.5 9.5	pF	$\begin{array}{c} \text{f=1.0 MHz} \\ V_{\text{CE}} = 5.0 \; \lor \\ V_{\text{CB}} = 5.0 \; \lor \\ V_{\text{EB}} = 5.0 \; \lor \end{array}$
Thermal Resistance	R _{THJamb}	500	K/W	
Package	4			
Saturation Voltage, Collector-Emitter	V _{CEsat}	0.25 (≤0.4)	V	I _F =10 mA, I _C =2.5 mA
Coupling Capacitance	C_{IO}	0.6	pF	V _{IO} =0 f=1.0 MHz

1. Current Transfer Ratio and Collector-emitter Leakage Current


		1				
meter		Unit	Condition			
	-0	-1	-2	-3		
at V _{CE} =5.0 V	40-80	63-125	100-200	160-320	%	<i>I</i> _F =10 mA
at V _{CE} =5.0 V	30 (>13)	45 (>22)	70 (>34)	90 (>56)		<i>I</i> _F =1.0 mA
ector-Emitter kage Current o)	2.0 (≤35)	2.0 (≤35)	2.0 (≤ 35)	5.0 (≤70)	nA	V _{CE} =10 ∨

re 1. Linear Operation (without saturation)



10 mA, $V_{\rm CC}$ =5.0 V, $T_{\rm A}$	=25°C, Typical			
ad Resistance	$R_{oldsymbol{oldsymbol{oldsymbol{L}}}$	75	Ω	
rn-On Time	ton	3.2	με	
se Time	t_{R}	2.0		
ırn-Off ⊺ime	t _{OFF}	3.0		
all Time	t_{f}	2.5		
ut-off Frequency	Fco	250	kHz	

ure 2. Switching Operation (with saturation)



ble 2. Typical

arameter			Dash No.						
		-0 (I _F =20 mA)	-1 and -2 (I _F =10 mA)	-3 (I _F =5.0 mA)					
urn-On Time	t _{ON}	3.7	4.5	5.8	μs				
ise Time	t _R	2.5	3.0	4.0					
urn-Off Time	toff	19	21	24					
all Time	t _F	11	12	14					
	V _{CESAT}		0.25 (≤0.4)		V				

Figure 3. Current Transfer Ratio versus Diode Current ($T_{\rm A}$ =-25°C, $V_{\rm CE}$ =5.0 V)




Figure 4. Current Transfer Ratio versus Diode Current (T_A =0°C, V_{CE} =5.0 V)







Figure 5. Current Transfer Ratio versus Diode Current (T_A =25°C, V_{CE} =5.0 V)



6. Current Transfer Ratio versus Current (T_{A} =50°C, V_{CE} =5.0 V)



e 7. Current Transfer Ratio versus e Current $\langle T_{A}$ =75°C, V_{CE} =5.0 V)



ure 8. Current Transfer Ratio rsus Temperature (I_F =10 mA,




Figure 9. Transistor Characteristics (HFE =550) SFH600-2, -3 $I_{\rm C}$ =f($V_{\rm CE}$) ($T_{\rm A}$ =25°C, $I_{\rm F}$ =0)




Figure 10. Output Characteristics SFH600-2, -3 ($T_{\rm A}$ =25°C) $I_{\rm C}$ =f($V_{\rm CE}$)




Figure 11. Forward Voltage $V_{\rm F}{=}{\rm f}\;(\it{l}_{\rm F})$




Figure 12. Collector Emitter Off-state Current I_{CEO} =f (V, T)




Figure 13. Saturation Voltage versus Collector Current and Modulation Depth SFH600-0






Figure 14. Saturation Voltage versus Collector Current and Modulation Depth SFH600-1 V_{CEsat} =f (I_{C}) { T_{A} =25°C)



e 15. Saturation Voltage versus ctor Current and Modulation h SFH600-2*V*_{CEsat}=f (*I*_C) (*T*_A=25°C)



re 16. Saturation Voltage versus ector Current and Modulation th SFH600-3 $V_{\rm CEsat}$ =f ($I_{\rm C}$) ($T_{\rm A}$ =25°C)




Figure 17. Permissible Pulse Load D=parameter, T_A =25°C, I_F =f (t_p)




Figure 18. Permissible Power Dissipation for Transistor and Diode P_{tot} =f (T_{A})




Figure 19. Permissible Forward Current Diode $P_{\mathrm{tot}} = f \langle T_{\mathrm{A}} \rangle$





Figure 20. Transistor Capacitance $C=f(V_O)$ ($T_A=25^{\circ}C$, f=1.0 MHz)



MIXIM

Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers

General Description

MAX481, MAX483, MAX485, MAX487-MAX491, and (1487 are low-power transceivers for RS-485 and RScommunication. Each part contains one driver and one siver. The MAX483, MAX487, MAX488, and MAX489 ure reduced slew-rate drivers that minimize EMI and

ace reflections caused by improperly terminated cables, allowing error-free data transmission up to 250kbps. driver slew rates of the MAX481, MAX485, MAX490, X491, and MAX1487 are not limited, allowing them to

smit up to 2.5Mbps. ese transceivers draw between 120µA and 500µA of pply current when unloaded or fully loaded with disabled vers. Additionally, the MAX481, MAX483, and MAX487 ve a low-current shutdown mode in which they consume y 0.1µA. All parts operate from a single 5V supply.

vers are short-circuit current limited and are protected ainst excessive power dissipation by thermal shutdown cuitry that places the driver outputs into a high-impedce state. The receiver input has a fail-safe feature that arantees a logic-high output if the input is open circuit.

e MAX487 and MAX1487 feature quarter-unit-load ceiver input impedance, allowing up to 128 MAX487/ AX1487 transceivers on the bus. Full-duplex communitions are obtained using the MAX488-MAX491, while e MAX481, MAX483, MAX485, MAX487, and MAX1487

e designed for half-duplex applications. **Applications**

Low-Power RS-485 Transceivers

Low-Power RS-422 Transceivers

Level Translators

Transceivers for EMI-Sensitive Applications Industrial-Control Local Area Networks

♦ in μMAX Package: Smallest 8-Pin SO

- ◆ Slew-Rate Limited for Error-Free Data Transmission (MAX483/487/488/489)
- ♦ 0.1µALow-Current Shutdown Mode (MAX481/483/487)
- ◆ Low Quiescent Current: 120µA (MAX483/487/488/489) 230uA (MAX1487) 300µA (MAX481/485/490/491)
- → -7V to +12V Common-Mode Input Voltage Range
- ♦ Three-State Outputs
- ♦ 30ns Propagation Delays, 5ns Skew (MAX481/485/490/491/1487)
- ◆ Full-Duplex and Half-Duplex Versions Available
- ♦ Operate from a Single 5V Supply
- ◆ Allows up to 128 Transceivers on the Bus (MAX487/MAX1487)
- Current-Limiting and Thermal Shutdown for **Driver Overload Protection**

	Ordering	Information
PART	TEMP. RANGE	PIN-PACKAGE
MAX481CPA	0°C to +70°C	8 Plastic DIP
MAX481CSA	0°C to +70°C	8 SO
MAX481CUA	0°C to +70°C	8 µMAX
MAX481C/D	0°C to +70°C	Dice*

Ordering Information continued at end of data sheet.

*Contact factory for dice specifications.

Selection Table

Features

							_	
PART NUMBER	HALF/FULL DUPLEX	DATA RATE (Mbps)	SLEW-RATE LIMITED	LOW-POWER SHUTDOWN	RECEIVER/ DRIVER ENABLE	QUIESCENT CURRENT (µA)	NUMBER OF TRANSMITTERS ON BUS	PIN COUNT
			No	Yes	Yes	300	32	8
MAX4B1	Half	2.5		Yes	Yes	120	32	8
MAX483	Half	0.25	Yes		Yes	300	32	8
MAX485	Half	2.5	No	No			128	8
MAX487	Half	0.25	Yes	Yes	Yes	120	32	8
	Full	0.25	Yes	No	No	120		
MAX488			Yes	No	Yes	120	32	14
MAX489	Full	0.25			No	300	32	8
MAX490	Full	2.5	No	No			32	14
MAX491	Fuli	2.5	No	No	Yes	300		
			No	No	Yes	230	128	8
MAX1487	Half	2.5	100					

w-Power, Slew-Rate-Limited 5-485/RS-422 Transceivers

OLUTE MAXIMUM RATINGS

OLUTE MAXIMUM RATINGS	14-Pin SO (derate 8.33mW/°C above +70°C)
y Voltage (Vcc)	8-Pin µMAX (derate 4.1mW)°C above +70°C)640mW 8-Pin CERDIP (derate 8.00mW)°C above +70°C)727mW 14-Pin CERDIP (derate 9.09mW)°C above +70°C)727mW
ver Input Voltage (A, B)	MAX4C/MAX1487CA40°C to +85°C MAX4E/MAX1487EA55°C to +125°C
nuous Power Dissipation (1/4 - 1/4 -	MAX4MJ_MAX1487MJA

Pin Plastic DIP (derate 10.00mW/°C above +70°C) ..800mW Lead Temperature (soldering, 10sec) +300°C in SO (derate 5.88mW/°C above +70°C)......471mW ses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional ation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to lute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $c = 5V \pm 5\%$, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.) (Notes 1, 2)

= 5V ±5%, TA = TMIN to TMAX		CONDITIONS		MIN	TYP	MAX	UNITS
PARAMETER	SYMBOL	CONDITIONS		+		5	V
erential Driver Output (no load)	Vop1			2			V
erential Driver Output	Vod2	$R = 50\Omega (RS-422)$		1.5		5	V
h load)	VUD2	R = 27Ω (RS-485), Figure 4	$R = 27\Omega$ (RS-485), Figure 4				
nange in Magnitude of Driver fferential Output Voltage for omplementary Output States	ΔVoD	$R=27\Omega$ or 50Ω , Figure 4				0.2 	V
iver Common-Mode Output oltage	Voc	$R = 27\Omega$ or 50Ω , Figure 4					-
nange in Magnitude of Driver	ΔVod	$R = 27\Omega$ or 50Ω , Figure 4				0.2	V
r Complementary Output States	VIH	DE, DI, RE		2.0			V
put High Voltage		DE, DI, RE				8.0	V
put Low Voltage	VIL	DE, DI, RE				±2	μA
put Current	IIN1	DE = 0V;	V _{IN} = 12V			1.0	
		VCC = 0V or 5.25V, all devices except	VIN = 12V			-0.8	mA mA
nput Current A, B)	liN2	MAX487/MAX1487	V _{IN} = 12V			0.25	mA.
Α, ο)		MAX487/MAX1487, DE = 0V, VCC = 0V or 5.25V	$V_{IN} = -7V$			-0.2	1112
		DE = 0V, VCC = 0V 01 3.23 V	VIIV - 7 V			0.2	V
Receiver Differential Threshold /oltage	VTH	-7V ≤ V _{CM} ≤ 12V		-0.2	70		m\
Receiver Input Hysteresis	ΔVτΗ	VCM = 0V		3.5			V
Receiver Output High Voltage	Voн	io = -4mA, V _{ID} = 200mV		0.0		C.4	V
Receiver Output Low Voltage	Vol	I _O = 4mA, V _{ID} = -200mV		_			
Three-State (high impedance) Output Current at Receiver	lozr	0.4V ≤ V _O ≤ 2.4V				==1	μΑ
		-7V ≤ VCM ≤ 12V, all devices MAX487/MAX1487	except	12			k.c
Receiver Input Resistance	Rin	-7V ≤ V _{CM} ≤ 12V, MAX487/N	1AX1487	48			ks

Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers

ELECTRICAL CHARACTERISTICS (continued)

 $_{\rm S}$ = 5V ±5%, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.) (Notes 1, 2)

$t = 5V \pm 5\%$, TA = 1MIN to 1MA	X, uniess ou				MIN	TYP	MAX	UNITS
PARAMETER	SYMBOL	CONI	ITIONS					
o-Load Supply Current ote 3)		MAX488/MAX489, DE, DI, RE = 0V or Vo	С			120	250	
		MAX490/MAX491, DE, DI, RE = 0V or Vo	C C			300	500	
			DE = Vcc			500	900	İ
	loo	MAX481/MAX485, RE = 0V or Vcc	DE = 0V			300	500	μΑ
	Icc	MAX1487,	DE = Vcc			300	500	
			DE = OV			230	400	_
		MAX483/MAX487, RE = 0V or Vcc	+	MAX483		350	65 C	İ
			DE = 5V	MAX487		250	400	7
			DE = 0V			120	250	
	1-1-1-1	MAX481/483/487, DE		0.1	10	μA		
pply Current in Shutdown	SHDN	WAX461/400/401, DE					250	l mA
iver Short-Circuit Current,) = High	losD1	-7V ≤ V _O ≤12V (Note	4)		35			
iver Short-Circuit Current,	losD2	-7V ≤ V _O ≤12V (Note	4)		35		250	mA
) = Low eceiver Short-Circuit Current	losa	0V ≤ Vo ≤ Vcc			7		95	mA
Scelver Short-Circuit Current	10011							

WITCHING CHARACTERISTICS—MAX481/MAX485, MAX490/MAX491, MAX1487

 $CC = 5V \pm 5\%$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.) (Notes 1, 2)

$CC = 5V \pm 5\%$, $T_A = T_{MIN}$ to T_{MAX}			NDITIONS	MIN	TYP	MAX	UNITS
PARAMETER	SYMBOL			10	30	60	
	tPLH	Figures 6 and 8, R		10	30	60	ns
river Input to Output	tPHL	$C_{L1} = C_{L2} = 100pF$	CL1 = CL2 = 100pF		5	10	ns
Priver Output Skew to Output	tskew	Figures 6 and 8, RDI	Figures 6 and 8, RDIFF = 54Ω , $C_{L1} = C_{L2} = 100pF$				110
miver Gutput Grow to Carpan		Figures 6 and 8, MAX481, MAX485, MAX1487		3	15	40	
river Rise or Fall Time	t _R , t _F	$R_{DIFF} = 54\Omega$,	MAX490C/E, MAX491C/E	5	15	25	ns
	ירו, יר		MAX490M, MAX491M	3	15	40	
	tzH	Figures 7 and 9, C	L = 100pF, S2 closed		40	70	ns
Driver Enable to Output High		Figures 7 and 9. C	L = 100pF, S1 closed		40	70	ns
Driver Enable to Output Low	tzL	Figures 7 and 9 C	L = 15pF, S1 closed		40	70	ns
Oriver Disable Time from Low	tLZ	Figures 7 and 9, C	L = 15pF, S2 closed		40	70	ns
Driver Disable Time from High	tHZ		1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	20	90	200	
		Figures 6 and 10,	MAX490C/E, MAX491C/E	20	90	150	ns
Receiver Input to Output	tpLH, tPHL	RDIFF = 54Ω , CL1 = CL2 = $100pF$	MAX490M, MAX491M	20	90	200	
tpLH - tpHL Differential	tskd	Figures 6 and 10,	$R_{DIFF} = 54\Omega$,		13		ns
Receiver Skew	ISKD	$C_{L1} = C_{L2} = 100p$			20	50	ns
Receiver Enable to Output Low	tzL	Figures 5 and 11,	CRL = 15pF, S1 closed		20	50	ns
Receiver Enable to Output High	tzH		CRL = 15pF, S2 closed		20	50	ns
Receiver Disable Time from Low		Figures 5 and 11,	CRL = 15pF, S1 closed	-	20	50	ns
Receiver Disable Time from High	tHZ	Figures 5 and 11,	C _{RL} = 15pF, S2 closed	2.5			Mbps
Maximum Data Rate	fMAX			50	200	600	ns
Time to Shutdown	tsHDN	MAX481 (Note 5)		50	200		. 110

_

ow-Power, Slew-Rate-Limited S-485/RS-422 Transceivers

VITCHING CHARACTERISTICS—MAX481/MAX485, MAX490/MAX491, MAX1487 (continued)

 $_{\rm C}$ = 5V ±5%, TA = T_{MIN} to T_{MAX}, unless otherwise noted.) (Notes 1, 2)

2 SV 1070, TA THINK TO THE STATE OF THE STAT				TYP	MAX	UNIIS
PARAMETER	SYMBOL	CONDITIONS	MIN			
iver Enable from Shutdown to utput High (MAX481)	tzh(shdn)	Figures 7 and 9, C _L = 100pF, S2 closed		40	100	ns
river Enable from Shutdown to utput Low (MAX481)	tzL(SHDN)	Figures 7 and 9, C _L = 100pF, S1 closed		40	100	ns
eceiver Enable from Shutdown Output High (MAX481)	tzh(shdn)	Figures 5 and 11, C _L = 15pF, S2 closed, A - B = 2V		300	1000	ns
eceiver Enable from Shutdown Output Low (MAX481)	tzL(SHDN)	Figures 5 and 11, C _L = 15pF, S1 closed, B - A = 2V		300	1000	ns

WITCHING CHARACTERISTICS—MAX483, MAX487/MAX488/MAX489

 $CC = 5V \pm 5\%$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.) (Notes 1, 2)


$_{CC}$ = 5V ±5%, T_A = T_{MIN} to T_{MAX}		CONDITIONS	MIN	TYP	MAX	UNITS
PARAMETER	SYMBOL		250	800	2000	ns
river Input to Output	tPLH	Figures 6 and 8, RDIFF = 54Ω , CL1 = CL2 = 100 pF	250	800	2000	110
	tphl tskew	Figures 6 and 8, RDIFF = 54Ω ,		100	800	ns
river Output Skew to Output	ISKEW	$C_{L1} = C_{L2} = 100 pF$ Figures 6 and 8, RDIFF = 54Ω .	050		2000	ns
river Rise or Fall Time	t _R , t _F	CL1 = CL2 = 100pF	250			ns
Priver Enable to Output High	tzH	Figures 7 and 9, C _L = 100pF, S2 closed	250 250		2000	ns
Oriver Enable to Output Low	tZL	Figures 7 and 9, C _L = 100pF, S1 closed			3000	ns
Oriver Disable Time from Low	tLZ	Figures 7 and 9, C _L = 15pF, S1 closed	300		3000	ns
Oriver Disable Time from High	tHZ	Figures 7 and 9, CL = 15pF, S2 closed	300			116
	tPLH	Figures 6 and 10, RDIFF = 54Ω ,	250		2000	ns
Receiver Input to Output	tPHL	CL1 = CL2 = 100pF	250		2000	ļ
I tpLH - tpHL I Differential	tskd	Figures 6 and 10, RDIFF = 54Ω , CL1 = CL2 = 100 pF		100		ns
Receiver Skew Receiver Enable to Output Low	tzL	Figures 5 and 11, CRL = 15pF, S1 closed		20	50	ns
	tzH	Figures 5 and 11, CRL = 15pF, S2 closed		20	50	ns
Receiver Enable to Output High		Figures 5 and 11, CRL = 15pF, S1 closed		20	50	ns
Receiver Disable Time from Low	tHZ	Figures 5 and 11, CRL = 15pF, S2 closed		20	50	ns
Receiver Disable Time from High	fMAX	tpl.h, tphl. < 50% of data period	250			kbps
Maximum Data Rate	tshdn	MAX483/MAX487 (Note 5)	50	200	600	ns
Time to Shutdown Driver Enable from Shutdown to	-	MAX483/MAX487, Figures 7 and 9,			2000	ns
Output High	12H(SHDIN)	CL = 100pi ; 02 0:0001				:
Driver Enable from Shutdown to Output Low	tzL(SHDN)	GE = 100bi 10 i aisesti	-		2000	r.s
Receiver Enable from Shutdowr to Output High	tzh(shDN	CL = 13bi , 02 010000			2500	ns
Receiver Enable from Shutdowr to Output Low	tzL(SHDN	MAX483/MAX487, Figures 5 and 11, C _L = 15pF, S1 closed			2500	ns


Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers


ES FOR ELECTRICAL/SWITCHING CHARACTERISTICS


- 1: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
 - All typical specifications are given for $V_{CC} = 5V$ and $T_A = +25^{\circ}C$.
 - Supply current specification is valid for loaded transmitters when DE = 0V.
- Applies to peak current. See Typical Operating Characteristics.
 - The MAX481/MAX483/MAX487 are put into shutdown by bringing RE high and DE low. If the inputs are in this state for less than 50ns, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 600ns, the parts are guaranteed to have entered shutdown. See Low-Power Shutdown Mode section.


Typical Operating Characteristics















w-Power, Slew-Rate-Limited 5-485/RS-422 Transceivers


Typical Operating Characteristics (continued)


= 5V, T_A = +25°C, unless otherwise noted.)





140

120









Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers

Pin Description

		PIN				
	NAX483/ NAX487/ 487	AX DIP/SO µMAX DIP/SO Receiver Output: If A		MAX491	NAME	FUNCTION
9/50	μМΑХ			D by 200mV/ PO will be high:		
1	3	2	4	2	RO	Receiver Output: If A > B by 200mV, RO will be high; If A < B by 200mV, RO will be low.
2	4	_		3	RE	Receiver Output Enable. RO is enabled when \overline{RE} is low; RO is high impedance when \overline{RE} is high.
3	5	_	_	4	DE	Driver Output Enable. The driver outputs, Y and Z, are enabled by bringing DE high. They are high impedance when DE is low. If the driver outputs are enabled, the parts function as line drivers. While they are high impedance, they function as line receivers if RE is low.
4	6	3	5	5	DI	Driver Input. A low on DI forces output Y low and output Z high. Similarly, a high on DI forces output Y high and output Z low.
5	7	4	6	6, 7	GND	Ground
	<u> </u>	5	7	9	Y	Noninverting Driver Output
		6	8	10	Z	Inverting Driver Output
6	8	+			А	Noninverting Receiver Input and Noninverting Driver Output
	 _ _	8	2	12	Α	Noninverting Receiver Input
7	1		 		В	Inverting Receiver Input and Inverting Driver Output
	+ -	7	1	11	В	Inverting Receiver Input
 	2	1	3	14	Vcc	Positive Supply: 4.75V ≤ VCC ≤ 5.25V
	+		_	1, 8, 13	N.C.	No Connect—not internally connected






Figure 1. MAX481/MAX483/MAX485/MAX487/MAX1487 Pin Configuration and Typical Operating Circuit

ow-Power, Slew-Rate-Limited S-485/RS-422 Transceivers



gure 2. MAX488/MAX490 Pin Configuration and Typical Operating Circuit



igure 3. MAX489/MAX491 Pin Configuration and Typical Operating Circuit

_Applications Information

The MAX481/MAX483/MAX485/MAX487—MAX491 and MAX1487 are low-power transceivers for RS-485 and RS-122 communications. The MAX481, MAX485, MAX490, MAX491, and MAX1487 can transmit and receive at data ates up to 2.5Mbps, while the MAX483, MAX487, MAX488, and MAX489 are specified for data rates up to 250kbps. The MAX488—MAX491 are full-duplex transceivers while the MAX481, MAX483, MAX485, MAX487, and MAX1487 are half-duplex. In addition, Driver Enable (DE) and Receiver Enable (RE) pins are included on the MAX481, MAX483, MAX487, MAX489, MAX491, and MAX1487. When disabled, the driver and receiver outputs are high impedance.

MAX487/MAX1487: 128 Transceivers on the Bus

The $48k\Omega$, 1/4-unit-load receiver input impedance of the MAX487 and MAX1487 allows up to 128 transceivers on a bus, compared to the 1-unit load ($12k\Omega$ input impedance) of standard RS-485 drivers (32 transceivers maximum). Any combination of MAX487/MAX1487 and other RS-485 transceivers with a total of 32 unit loads or less can be put on the bus. The MAX481/MAX483/MAX485 and MAX488-MAX491 have standard $12k\Omega$ Receiver Input impedance.

44 AVI 44

Features



+5V-Powered, Multichannel RS-232 **Drivers/Receivers**

General Description

MAX220-MAX249 family of line drivers/receivers is ded for all EIA/TIA-232E and V.28/V.24 communicainterfaces, particularly applications where ±12V is available.

se parts are especially useful in battery-powered syss, since their low-power shutdown mode reduces ver dissipation to less than 5µW. The MAX225, X233, MAX235, and MAX245/MAX246/MAX247 use external components and are recommended for applions where printed circuit board space is critical.

MAX249

Applications

Portable Computers

Low-Power Modems

Interface Translation

Battery-Powered RS-232 Systems

Multidrop RS-232 Networks

Superior to Bipolar

- ◆ Operate from Single +5V Power Supply (+5V and +12V—MAX231/MAX239)
- ♦ Low-Power Receive Mode in Shutdown (MAX223/MAX242)
- ◆ Meet All EIA/TIA-232E and V.28 Specifications
- ♦ Multiple Drivers and Receivers
- ♦ 3-State Driver and Receiver Outputs
- ♦ Open-Line Detection (MAX243)

Ordering Information

		•
PART	TEMP. RANGE	PIN-PACKAGE
MAX220CPE	0°C to +70°C	16 Plastic DIP
MAX220CSE	0°C to +70°C	16 Narrow SO
MAX220CWE	0°C to +70°C	16 Wide SO
MAX220C/D	0°C to +70°C	Dice*
MAX220EPE	-40°C to +85°C	16 Plastic DIP
MAX220ESE	-40°C to +85°C	16 Narrow SO
MAX220EWE	-40°C to +85°C	16 Wide SO
MAX220EJE	-40°C to +85°C	16 CERDIP
MAX220MJE	-55°C to +125°C	16 CERDIP
MINUTEDIVIOL		

Ordering Information continued at end of data sheet.

Soloction Table

								Selection Table
ırt _	Power Supply	No. of RS-232 Drivers/Rx	No. of Ext. Caps	Nominal Cap. Value (μF)	SHDN & Three- State	Rx Active in SHDN	(kbps)	Features Ultra-low-power, industry-standard pinout
ımber	<u>~</u>	2/2	4	0.1	No		120	Ultra-low-power, industry-standard prilodt
AX220	+5	2/2	4	0.1	Yes	_	200	Low-power shutdown MAX241 and receivers active in shutdown
AX222	+5		4	1.0 (0.1)	Yes	V	120	MAX241 and receivers active in shallowing
AX223 (MAX213)	+5	4/5	0		Yes	✓	120	Available in SO
AX225	+5	5/5		1.0 (0.1)	Yes	_	120	5 drivers with shutdown
AX230 (MAX200)		5/0	4	1.0 (0.1)	No	_	120	Standard +5/+12V or battery supplies;
AX231 (MAX201)	+5 and	2/2	2	1.0 (0.1)	,			same functions as MAX232
-	+7.5 to +13.2			10(01)	No	_	120 (64)	Industry standard
AX232 (MAX202)	+5	2/2	4	1.0 (0.1)	No	_	200	Higher slew rate, small caps
AX232À	+5	2/2	4	0.1	No	_	120	No external caps
AX233 (MAX203)	+5	2/2	0	_	No	_	200	No external caps, high slew rate
AX233A	+5	2/2	0	10(01)	No		120	Replaces 1488
AX234 (MAX204)	+5	4/0	4	1.0 (0.1)	Yes		120	No external caps
AX235 (MAX205)	+5	5/5	0		Yes	_	120	Shutdown, three state
AX236 (MAX206)	+5	4/3	4	1.0 (0.1)	No	_	120	Complements IBM PC serial por:
AX237 (MAX207)		5/3	4	1.0 (0.1)	No No		120	Replaces 1488 and 1489
AX238 (MAX208)		4/4	4	1.0 (0.1)			120	Standard +5/+12V or battery supplies;
(MAX239 (MAX209)) +5 and	3/5	2	1.0 (0.1)	No		120	single-package solution for IBM PC serial port
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	+7.5 to +13.	2			V		120	DIP or flatpack package
1AX240	+5	5/5	4	1.0	Yes		120	Complete IBM PC serial port
MAX241 (MAX211)		4/5	4	1.0 (0.1)	Yes	_ 	200	Separate shutdown and enable
MAX242	+5	2/2	4	0.1	Yes	V	200	Open-line detection simplifies cabling
льх242 ЛАХ243	+5	2/2	4	0.1	No		120	High slew rate
лАХ243 ЛАХ244	+5	8/10	4	1.0	No	_	120	Ligh claw rate, int. cans, two shutdown modes
MAX245	+5	8/10	0		Yes		120	High slew rate int. caps, three shutdown modes
MAX246	+5	8/10	0		Yes	•	120	High slew rate int. caps, nine operating modes
MAX240 MAX247	+5	8/9	0	_	Yes	V	120	High slew rate, selective half-chip enables
MAX247 MAX248	+5	8/8	4	1.0	Yes	<i>'</i>	120	Available in quad flatpack package
MAX240	+5	6/10	4	1.0	Yes	V	120	Available in data

^{*}Contact factory for dice specifications.

5V-Powered, Multichannel RS-232 rivers/Receivers

RS-232 Input Resistance

TTL/CMOS Output Voltage Low

TTL/CMOS Output Voltage High

TTL/CMOS Output Short-Circuit Current

SOLUTE MAXIMUM RATIN bly Voltage (Vcc)	0.3V to +6V	16-Pin Narrow SO (derate 8	3.70mW/°	above +7	'0°C)	762mW
/=+ NAAVOOO\			00m\\//°	Cabove +/	.70°C)	800mW
(LIAN/COO)		m: 0000 (-tt- 0 00m	∧\///°(∶ar	10000 ± 1111		OTOLLIN
- (Free pt MAY220) (Note 1)		in the OFFICIAL Advanta 10	()()may////~t	. anove +	/ U U I	,0001111
JT (MAX220)	±13.2V	16-Pin CERDIP (derate 10: 18-Pin CERDIP (derate 10: Operating Temperature Range	53mvv/°	Cabove +	70°C)	.842mW
ut Voltages JT	±15V					
	0.34 10 (40.6 1 0.01)	· · · · · · · ·		-40°C to	o +85°C	
St/Bacaiver Output Short Circuited to G	MDOoritinadad	AND MAYO N				
Description $T_A = \pm 70^{\circ}$ C	1	T Pongo				
Pin Plastic DIP (derate 10.53mW/°C abo Pin Plastic DIP (derate 11.11mW/°C abo	ove +70°C)889mW	Lead Temperature (soldering	g, 10sec)		.+300°C
e 1: Input voltage measured with Tout e 2: For the MAX220, V+ and V- can ha sses beyond those listed under "Absolute Max ration of the device at these or any other con- olute maximum rating conditions for extended	ximum Ratings" may ca ditions beyond those in periods may affect dev	use permanent damage to the device. The discrete in the operational sections of the lice reliability.	specifica	annot exc tress ratings tions is not	eed 13V only, and implied. E	H functiona xposure to
ECTRICAL CHARACTERI C = +5V ±10%, C1-C4 = 0.1µF, MAX22	STICS—MAX 20, C1 = 0.047µF, C	220/222/232A/233A/242/ 2-C4 = 0.33µF, TA = TMIN to TMAX.	/243 unless o	therwise r	noted.)	UNITS
PARAMETER		CONDITIONS				
S-232 TRANSMITTERS	L. L.	to leaded with 3kO to GND	±5	±8		V
output Voltage Swing	All transmitter outp	uts loaded with 3kΩ to GND	±5	±8	0.8	V
output Voltage Swing					0.8	V
output Voltage Swing uput Logic Threshold Low	All devices except	MAX220	2	1.4	0.8	1
output Voltage Swing uput Logic Threshold Low	All devices except MAX220: Vcc = 5.	MAX220 0V		1.4	0.8	V
utput Voltage Swing uput Logic Threshold Low uput Logic Threshold High	All devices except MAX220: Vcc = 5. All except MAX220	MAX220 0V 0, normal operation	2	1.4	40	V
rutput Voltage Swing riput Logic Threshold Low riput Logic Threshold High	All devices except MAX220: V _{CC} = 5. All except MAX220 SHDN = 0V, MAX2	MAX220 OV D, normal operation 222/242, shutdown, MAX220	2	1.4 1.4 5 ±0.01	40 ±1	V
utput Voltage Swing Iput Logic Threshold Low Iput Logic Threshold High Iput Current	All devices except MAX220: V _{CC} = 5. All except MAX220 SHDN = 0V, MAX2 V _{CC} = 5.5V, SHDN	MAX220 0V 0, normal operation 222/242, shutdown, MAX220 T = 0V, Vout = ±15V, MAX222/242	2	1.4 1.4 5 ±0.01 ±0.01	40 ≈1 ±10	V
output Voltage Swing Iput Logic Threshold Low Input Logic Threshold High Input Pull-Up/Input Current	All devices except MAX220: V _{CC} = 5. All except MAX220 SHDN = 0V, MAX2	MAX220 0V 0, normal operation 222/242, shutdown, MAX220 T = 0V, Vout = ±15V, MAX222/242	2	1.4 1.4 5 ±0.01 ±0.01	40 ±1 ±10 ±10	V V V μΑ μΑ
utput Voltage Swing Iput Logic Threshold Low Iput Logic Threshold High Iput Current Output Leakage Current	All devices except MAX220: V _{CC} = 5. All except MAX220 SHDN = 0V, MAX2 V _{CC} = 5.5V, SHDN V _{CC} = SHDN = 0V	MAX220 OV O, normal operation 222/242, shutdown, MAX220 I = 0V, VOUT = ±15V, MAX222/242 7, VOUT = ±15V	2 2.4	1.4 1.4 5 ±0.01 ±0.01 ±0.01	40 ≈1 ±10	V V μΑ
output Voltage Swing Input Logic Threshold Low Input Logic Threshold High Input Current Output Leakage Current Output Rate	All devices except MAX220: Vcc = 5. All except MAX220 SHDN = 0V, MAX2 Vcc = 5.5V, SHDN Vcc = SHDN = 0V	MAX220 OV O, normal operation 222/242, shutdown, MAX220 I = 0V, VOUT = ±15V, MAX222/242 7, VOUT = ±15V	2 2.4 300	1.4 1.4 5 ±0.01 ±0.01 ±0.01 200 10M	40 ±1 ±10 ±10	V V V μA μA kb/s
nutput Voltage Swing Iput Logic Threshold Low Input Logic Threshold High Input Current Input Leakage Current Input Leakage Current Input Leakage Current Input Resistance	All devices except MAX220: V _{CC} = 5. All except MAX220 SHDN = 0V, MAX2 V _{CC} = 5.5V, SHDN V _{CC} = SHDN = 0V	MAX220 OV O, normal operation 222/242, shutdown, MAX220 I = 0V, VOUT = ±15V, MAX222/242 7, VOUT = ±15V	2 2.4	1.4 1.4 5 ±0.01 ±0.01 ±0.01	40 ±1 ±10 ±10	V V V μA μA kb/s
nutput Voltage Swing Input Logic Threshold Low Input Logic Threshold High Input Logic Pull-Up/Input Current Input Leakage Current Input Leakage Current Input Leakage Current Input Leakage Current Input Leakage Current Input Leakage Current Input Leakage Current Input Leakage Current Input Leakage Current Input Leakage Current Input Leakage Current	All devices except MAX220: Vcc = 5. All except MAX220 SHDN = 0V, MAX2 Vcc = 5.5V, SHDN Vcc = SHDN = 0V	MAX220 OV O, normal operation 222/242, shutdown, MAX220 I = 0V, VOUT = ±15V, MAX222/242 7, VOUT = ±15V	2 2.4 300	1.4 1.4 5 ±0.01 ±0.01 ±0.01 200 10M	40 =1 ±10 ±10	V V V μA μA kb/s
utput Voltage Swing iput Logic Threshold Low iput Logic Threshold High ogic Pull-Up/Input Current Output Leakage Current Oata Rate Fransmitter Output Resistance Output Short-Circuit Current RS-232 RECEIVERS	All devices except MAX220: V _{CC} = 5. All except MAX220 SHDN = 0V, MAX2 V _{CC} = 5.5V, SHDN V _{CC} = SHDN = 0V V _{CC} = V+ = V- = 0 V _{OUT} = 0V	MAX220 0V 0, normal operation 222/242, shutdown, MAX220 0 = 0V, Vout = ±15V, MAX222/242 0, Vout = ±15V 0V, Vout = ±2V	2 2.4 300 ±7	1.4 1.4 5 ±0.01 ±0.01 ±0.01 200 10M ±22	40 ±1 ±10 ±10	V V V μA μA kb/s Ω mA
utput Voltage Swing Iput Logic Threshold Low Iput Logic Threshold High Iput Logic Threshold High Iput Logic Threshold High Iput Leakage Current Iput	All devices except MAX220: V _{CC} = 5. All except MAX220 SHDN = 0V, MAX2 V _{CC} = 5.5V, SHDN V _{CC} = SHDN = 0V V _{CC} = V+ = V- = 0 V _{OUT} = 0V	MAX220 0V 0, normal operation 222/242, shutdown, MAX220 $I = 0V, VouT = \pm 15V, MAX222/242$ $V, VouT = \pm 15V$ 0V, VouT = ±2V All except MAX243 R2IN	2 2.4 300	1.4 1.4 5 ±0.01 ±0.01 ±0.01 200 10M	40 =1 ±10 ±10	V V μA μA kb/s Ω
utput Voltage Swing Iput Logic Threshold Low Iput Logic Threshold High Iput Logic Threshold High Iput Logic Threshold High Iput Leakage Current Iput	All devices except MAX220: Vcc = 5. All except MAX220 SHDN = 0V, MAX2 Vcc = 5.5V, SHDN Vcc = SHDN = 0V Vcc = V+ = V- = 0 Vout = 0V	MAX220 OV O, normal operation 222/242, shutdown, MAX220 T = 0V, V _{OUT} = ±15V, MAX222/242 V, V _{OUT} = ±15V OV, V _{OUT} = ±2V All except MAX243 R2 _{IN} MAX243 R2 _{IN} (Note 2)	2 2.4 300 ±7	1.4 1.4 5 ±0.01 ±0.01 ±0.01 200 10M ±22	40 =1 ±10 ±10	V V V μA kb/s Ω mA V V
nutput Voltage Swing Input Logic Threshold Low Input Logic Threshold High Input Logic Threshold High Input Logic Pull-Up/Input Current Input Leakage Current Input Leakage Current Input Rate Information Output Resistance Input Short-Circuit Current Insulate Research Research Input Voltage Operating Range Input Short-Circuit Current Insulate Research Research Input Voltage Operating Range Input Short-Circuit Current Insulate Research Research Input Voltage Operating Range Input Short-Circuit Current Insulate Research Research Input Voltage Operating Range Input Short-Circuit Current Insulate Research	All devices except MAX220: Vcc = 5. All except MAX220 SHDN = 0V, MAX2 Vcc = 5.5V, SHDN Vcc = SHDN = 0V Vcc = V+ = V- = 0 Vout = 0V	MAX220 OV O, normal operation 222/242, shutdown, MAX220 I = 0V, VouT = ±15V, MAX222/242 V, VouT = ±15V OV, VouT = ±2V All except MAX243 R2IN MAX243 R2IN (Note 2) All except MAX243 R2IN	2 2.4 300 ±7	1.4 1.4 5 ±0.01 ±0.01 200 10M ±22	40 ±1 ±10 ±10 116	V V V μA μA kb/s Ω mA
nutput Voltage Swing Input Logic Threshold Low Input Logic Threshold High Input Logic Threshold High Input Logic Pull-Up/Input Current Input Leakage Current Input Leakage Current Input Rate Information Output Resistance Input Short-Circuit Current Insulate Research Research Input Voltage Operating Range Input Short-Circuit Current Insulate Research Research Input Voltage Operating Range Input Short-Circuit Current Insulate Research Research Input Voltage Operating Range Input Short-Circuit Current Insulate Research Research Input Voltage Operating Range Input Short-Circuit Current Insulate Research	All devices except MAX220: VCC = 5. All except MAX220 SHDN = 0V, MAX2 VCC = 5.5V, SHDN VCC = SHDN = 0V VCC = V+ = V- = 0 VOUT = 0V VCC = 5V	MAX220 OV O, normal operation 222/242, shutdown, MAX220 I = 0V, VouT = ±15V, MAX222/242 V, VouT = ±15V OV, VouT = ±2V All except MAX243 R2IN MAX243 R2IN (Note 2) All except MAX243 R2IN MAX243 R2IN (Note 2)	2 2.4 300 ±7	1.4 1.4 5 ±0.01 ±0.01 200 10M ±22 1.3	40 ==1 ±10 ±10 116	V V V μA kb/s Ω mA V V V
S-232 TRANSMITTERS Dutput Voltage Swing Input Logic Threshold Low Input Logic Threshold High Logic Pull-Up/Input Current Dutput Leakage Current Data Rate Transmitter Output Resistance Output Short-Circuit Current RS-232 RECEIVERS RS-232 Input Voltage Operating Range RS-232 Input Threshold Low RS-232 Input Threshold High RS-232 Input Hysteresis	All devices except MAX220: VCC = 5. All except MAX220 SHDN = 0V, MAX2 VCC = 5.5V, SHDN VCC = SHDN = 0V VCC = V+ = V- = 0 VOUT = 0V VCC = 5V	MAX220 OV O, normal operation 222/242, shutdown, MAX220 I = 0V, VouT = ±15V, MAX222/242 V, VouT = ±15V OV, VouT = ±2V All except MAX243 R2IN MAX243 R2IN (Note 2) All except MAX243 R2IN	2 2.4 300 ±7	1.4 1.4 5 ±0.01 ±0.01 200 10M ±22 1.3 1.8 -0.5	40 =1 ±10 ±10 116 =30	V V V μA kb/s Ω mA V V

IOUT = 3.2mA

lour = -1.0mA

Sourcing Vout = GND

Shrinking VouT = Vcc

mΑ

5

0.2

Vcc - 0.2

-10

30

3.5

-2

10

0.4

+5V-Powered, Multichannel RS-232 Drivers/Receivers

CHARACTERISTICS—MAX220/222/232A/233A/242/243 (continued)


DADAMETED	COI	C4 = 0.33µF, TA = TMIN to TMAX, INDITIONS	MIN	TYP	MAX	UNITS	
PARAMETER /CMOS Output Leakage Current	SHDN = Vcc or EN = V	CC (SHDN = 0V for MAX222),		±0.05	±10	μΑ	
	0V ≤ Vout ≤ Vcc			1.4	0.8	V	
Input Inreshold Low	MAX242		2.0	1.4		V	
Input Threshold High	MAX242		4.5		5.5	V	
erating Supply Voltage		MAY220		0.5	2		
		MAX220 MAX222/232A/233A/242/243		4	10	mA	
Supply Current (SHDN = Vcc),				12		InA	
ures 5, 6, 11, 19	3kΩ load	MAX220 MAX222/232A/233A/242/243		15			
	both inputs			0.1	10		
]	$T_A = +25^{\circ}C$		2	50		
Adoug Comple Correct	MAX222/242	$T_A = 0$ °C to $+70$ °C $T_A = -40$ °C to $+85$ °C		2	50	μA	
utdown Supply Current				35	100		
		T _A = -55°C to +125°C			±1	μA	
IDN Input Leakage Current	MAX222/242			1.4	0.3	V	
IDN Threshold Low	MAX222/242		2.0	1.4		V	
IDN Threshold High	MAX222/242		∠.∪			-	
ransition Slew Rate	$C_L = 50pF$ to 2500pF, $R_L = 3k\Omega$ to $7k\Omega$,	MANZZZIZOZINIZOZINIZ	6	12	30	_ V/μs	
	VCC = 5V, TA = $+25^{\circ}$ C, measured from $+3$ V	MAX220	1.5	3	30		
	to -3V or -3V to +3V	MAX222/232A/233A/242/243		1.3	3.5		
manistra Danasakian Dalam	tPHLT	MAX222/232A/233A/242/243		4	10	— μs	
ransmitter Propagation Delay LL to RS-232 (normal operation),		MAX220 MAX222/232A/233A/242/243		1.5	3.5	_] µs	
igure 1	 tplht	MAX222/232A/233A/242/240		5	Ť: 0	1	
•		MAX220 MAX222/232A/233A/242/243	+	0.5	1		
	tphlr		+	0.6	3		
Receiver Propagation Delay RS-232 to TLL (normal operation),		MAX220 MAX222/232A/233A/242/243	+	0.6	1	— μs	
RS-232 to TLL (normal operation), Figure 2	tPLHR		+	0.8	3		
.aa		MAX220	+	0.5	10		
Receiver Propagation Delay	tphls	MAX242	+	2.5	10	µs	
RS-232 to TLL (shutdown), Figure 2	tplhs	MAX242		125	500		
Receiver-Output Enable Time, Figure 3	3 ter	MAX242	-	160	500		
Receiver-Output Disable Time, Figure	3 tDR	MAX242	+			_	
ransmitter-Output Enable Time SHDN goes high), Figure 4	tet	MAX222/242, 0.1µF caps (includes charge-pump start-up))	250		μ	
ransmitter-Output Disable Time	tDT	MAX222/242, 0.1µF caps		600		^	
SHDN goes low), Figure 4		MAX222/232A/233A/242/243		300		ns	
ransmitter + to - Propagation	tpHLT - tpLHT	MAX220	1	2000)	ns	
Delay Difference (normal operation)		MAX222/232A/233A/242/243		100			
Receiver + to - Propagation Delay Difference (normal operation)	tourn - tourn		+	225			

Note 3: MAX243 R2_{OUT} is guaranteed to be low when R2_{IN} is ≥ 0V or is floating.

5V-Powered, Multichannel RS-232 rivers/Receivers

Typical Operating Characteristics

MAX220/MAX222/MAX232A/MAX233A/MAX242/MAX243



+5V-Powered, Multichannel RS-232 Drivers/Receivers

SOLUTE MAXIMUN	1 RATINGS—MAX223/MA	X230-MAX241
302012 iiii bana a	-0.3V to +6V	20-Pin Wide SO (derate

-0.3v to +6v	
(Vcc - 0.3V) to +14V	
-0.3V to (Vcc + 0.3V)	
±30V	
1 N I - 1k	
(V+ + 0.3V) (0 (V 0.0V)	
0,37 to (400 1 0.01)	
t-Circuit Duration, ToUT	
$t_{\text{total}} = D_{\text{total}} = D_{\text$	
Pin Plastic DIP (derate 10.00mW/°C above +70°C)800mW	
Pin Plastic DIP (derate 10.53mW/°C above +70°C)842mW	
Pin Plastic DIP (derate 10.3311W) © above +70°C)889mW	
Pin Plastic DIP (derate 11.1111W) C above 176 C)	
Pin Narrow Plastic DIP	
(derate 13.33mW/°C above +70°C)1.07W	
Pin Plastic DIP (derate 9.09mW/°C above +70°C)500mW	
Pin Wide SO (derate 9.52mW/°C above +70°C)762mW	

\X230-MAX241
20-Pin Wide SO (derate 10 00mW/°C above +70°C)800mW 24-Pin Wide SO (derate 11.76mW/°C above +70°C)941mW 28-Pin Wide SO (derate 12.50mW/°C above +70°C)1W 44-Pin Plastic FP (derate 11.11mW/°C above +70°C)889mW 14-Pin CERDIP (derate 9.09mW/°C above +70°C)
Operating Temperature Ranges
MAX2 _ C
MAX2 G
MAX2 _ M
Lead Temperature (soldering, 10sec)+300°C

esses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional eration of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to solute maximum rating conditions for extended periods may affect device reliability.

LECTRICAL CHARACTERISTICS—MAX223/MAX230-MAX241

MAX223/230/232/234/236/237/238/240/241, $V_{CC} = +5V \pm 10$; MAX233/MAX235, $V_{CC} = 5V \pm 5\%$, $C1-C4 = 1.0 \mu F$; MAX231/MAX239, $V_{CC} = 5V \pm 10\%$; $V_{CC} = 5V \pm 10\%$; $V_{CC} = 5V \pm 10\%$; $V_{CC} = 5V \pm 10\%$; $V_{CC} = 5V \pm 10\%$; $V_{CC} = 1.0 \mu F$; MAX231/MAX239, $V_{CC} = 5V \pm 10\%$; $V_{CC} = 1.0 \mu F$; MAX231/MAX239, $V_{CC} = 5V \pm 10\%$; $V_{CC} = 1.0 \mu F$; MAX231/MAX239, $V_{CC} = 1.0 \mu F$; MAX231/MAX23

·	conditions			TYP	MAX	UNITS	
PARAMETER				±7.3		V	
Output Voltage Swing	All transmitter outputs loaded with 3k Ω to ground		±5.0	5	10	 	
CC Power-Supply Current	No load, T _A = +25°C	MAX232/233					
		MAX223/230/234-238/240/241		7	15	mA	
		MAX231/239	0.4 1		11		
		MAX231		1.8	5	mA	
V+ Power-Supply Current		MAX239		5	15		
				15	50		
Shutdown Supply Current	T _A = +25°C	MAX223			10	μA	
		MAX230/235/236/240/241		<u>'</u>	0.8	+ $$	
Input Logic Threshold Low	TIN; EN, SHD	N (MAX233); EN, SHDN (MAX230/235-241)				+	
Input Logic Threshold High	T _{IN} EN, SHDN (MAX223); EN, SHDN (MAX230/235/236/240/241)		2.0			\dashv	
			2.4			\	
					200	μA	
Logic Pull-Up Current	$T_{IN} = 0V$					V	
Receiver Input Voltage Operating Range			-30		30		

5V-Powered, Multichannel RS-232 rivers/Receivers

ECTRICAL CHARACTERISTICS—MAX223/MAX230-MAX241 (continued)

 $X_{223/230/232/234/236/237/238/240/241}$, $V_{CC} = +5V \pm 10$; MAX233/MAX235, $V_{CC} = 5V \pm 5\%$, C1-C4 = 1.0µF; MAX231/MAX239. = 5V \pm 10%; V+ = 7.5V to 13.2V; TA = T_{MIN} to T_{MAX}; unless otherwise noted.)

PARAMETER	AMETER CONDITIONS			MIN	TYP	MAX	UNITS
	Normal operation SHDN = 5V (MAX223) SHDN = 0V (MAX235/236/240/241)		0.8	1.2		V	
	Vcc = 5V	Shutdown (MAX223) SHDN = 0V, EN = 5V (R4IN, R5IN)		0.6	1.5		
	T _A = +25°C,	Normal operation SHDN = 5V (MAX2 SHDN = 0V (MAX2		1.7	2.4	V	
S-232 Input Threshold High	VCC = 5V	Shutdown (MAX223) SHDN = 0V, EN = 5V (R4 _{IN} , R5 _{IN})			1.5	2.4	
S-232 Input Hysteresis	Vcc = 5V, no hys	nysteresis in shutdown			0.5	1.0	V
S-232 Input Resistance	T _A = +25°C, V _C C = 5V				5		kΩ V
FL/CMOS Output Voltage Low	IOUT = 1.6mA (MAX231/232/233, IOUT = 3.2mA)					0.4	T V
TL/CMOS Output Voltage High	I _{OUT} = -1mA			3.5	Vcc - 0.4		
TL/CMOS Output Leakage Current	0V ≤ R _{OUT} ≤ V _{CC} ; EN = 0V (MAX223); EN = V _{CC} (MAX235-241)				0.05	±10	μA
	Normal MAX223			600		ns	
eceiver Output Enable Time	operation	MAX235/236/239/240/241			400		
	Normal	MAX223			900		→ ns
Receiver Output Disable Time	operation	MAX235/236/239/240/241			250		
	RS-232 IN to	Normal operation			0.5	10 40	-
Propagation Delay	TTL/CMOS OUT CL = 150pF	SHDN = 0V	tphls		4		
,		(MAX223)	tPLHS		6	40	
	MAX223/MAX230/MAX234–241, T_A = +25°C, V_{CC} = 5V R_L = 3k Ω to 7k Ω , C_L = 50pF to 2500pF, measured from +3V to -3V or -3V to +3V			3	5.1	30	V/µs
Transition Region Slew Rate	MAX231/MAX232/MAX233, $T_A = +25^{\circ}$ C, $V_{CC} = 5$ V, $R_L = 3k\Omega$ to $7k\Omega$, $C_L = 50$ pF to 2500pF, measured from +3V to -3V or -3V to +3V				4	30	
Transmitter Output Resistance	$V_{CC} = V_{+} = V_{-} = 0V, V_{OUT} = \pm 2V$			300			Ω
Transmitter Output Short-Circuit Current					±10		m


+5V-Powered, Multichannel RS-232 **Drivers/Receivers**

Typical Operating Characteristics

MAX223/MAX230-MAX241

TRANSMITTER OUTPUT VOLTAGE (VoH)

YS. LOAD CAPACITANCE AT





3.0


7.5


7.0


6.5














*CHITTOWN POLARITY IS REVERSED

V-Powered, Multichannel RS-232 rivers/Receivers

Detailed Description

MAX220-MAX249 contain four sections: dual ge-pump DC-DC voltage converters, RS-232 dri-, RS-232 receivers, and receiver and transmitter ble control inputs.

Dual Charge-Pump Voltage Converter MAX220-MAX249 have two internal charge-pumps

convert +5V to ±10V (unloaded) for RS-232 driver ration. The first converter uses capacitor C1 to douthe +5V input to +10V on C3 at the V+ output. The ond converter uses capacitor C2 to invert +10V to V on C4 at the V- output.

mall amount of power may be drawn from the +10V) and -10V (V-) outputs to power external circuitry e the *Typical Operating Characteristics* section),

sept on the MAX225 and MAX245–MAX247, where se pins are not available. V+ and V- are not regulated, the output voltage drops with increasing load current. not load V+ and V- to a point that violates the minimum, 50, 510,710, 2225, driver output voltage when

Im ±5V EIA/TIA-232E driver output voltage when urcing current from V+ and V- to external circuitry.

Then using the shutdown feature in the MAX222, MAX235, MAX236, MAX240, MAX241, and MAX245-MAX249, avoid using V+ and V-

power external circuitry. When these parts are shut wn, V- falls to 0V, and V+ falls to +5V. For applicans where a +10V external supply is applied to the V+ (instead of using the internal charge pump to genate +10V), the C1 capacitor must not be installed and e SHDN pin must be tied to Vcc. This is because V+ internally connected to Vcc in shutdown mode.

RS-232 Drivers

ne typical driver output voltage swing is $\pm 8V$ when aded with a nominal $5k\Omega$ RS-232 receiver and VCC = 5V. Output swing is guaranteed to meet the EIA/TIA-32E and V.28 specification, which calls for $\pm 5V$ minisum driver output levels under worst-case conditions. hese include a minimum $3k\Omega$ load, VCC = +4.5V, and aximum operating temperature. Unloaded driver outut voltage ranges from (V+-1.3V) to (V-+0.5V).

nput thresholds are both TTL and CMOS compatible. he inputs of unused drivers can be left unconnected ince $400\text{k}\Omega$ input pull-up resistors to VCC are built in except for the MAX220). The pull-up resistors force the butputs of unused drivers low because all drivers invert. The internal input pull-up resistors typically source $12\mu\text{A}$, except in shutdown mode where the pull-ups are disabled. Driver outputs turn off and enter a high-imped-

ance state—where leakage current is typically

nicroamperes (maximum 25µA)—when in shutdown

mode, in three-state mode, or when device power is removed. Outputs can be driven to ± 15 V. The power-supply current typically drops to $8\mu A$ in shutdown mode. The MAX220 does not have pull-up resistors to force the outputs of the unused drivers low. Connect unused inputs to GND or Vcc.

The MAX239 has a receiver three-state control line, and the MAX233, MAX225, MAX235, MAX236, MAX240, and MAX241 have both a receiver three-state control line and a low-power shutdown control. Table 2 shows the effects of the shutdown control and receiver three-state control on the receiver outputs.

The receiver TTL/CMOS outputs are in a high-impedance, three-state mode whenever the three-state enable line is high (for the MAX225/MAX235/MAX236/MAX239–MAX241), and are also high-impedance whenever the shutdown control line is high.

When in low-power shutdown mode, the driver outputs are turned off and their leakage current is less than $1\mu A$ with the driver output pulled to ground. The driver output leakage remains less than $1\mu A$, even if the transmitter output is backdriven between 0V and (Vcc + 6V). Below -0.5V, the transmitter is diode clamped to ground with $1k\Omega$ series impedance. The transmitter is also zener clamped to approximately Vcc + 6V, with a series impedance of $1k\Omega$.

The driver output slew rate is limited to less than 30V/ μ s as required by the EIA/TIA-232E and V.28 specifications. Typical slew rates are 24V/ μ s unloaded and 10V/ μ s loaded with 3 Ω and 2500pF.

RS-232 Receivers

EIA/TIA-232E and V.28 specifications define a voltage level greater than 3V as a logic 0, so all receivers invert. Input thresholds are set at 0.8V and 2.4V, so receivers respond to TTL level inputs as well as EIA/TIA-232E and V.28 levels.

The receiver inputs withstand an input overvoltage up to ±25V and provide input terminating resistors with

Table 2. Three-State Control of Receivers

Table 2. The control							
PART	SHDN	SHDN	EN	EN(R)	RECEIVERS		
MAX223		Low High High	X Low High		High Impedance Active High Impedance		
MAX225	_	_	_	Low High	High Impedance Active		
MAX235 MAX236 MAX240	Low Low High	_	_	Low High X	High Impedance Active High Impedance		

+5V-Powered, Multichannel RS-232 Drivers/Receivers

nal 5k Ω values. The receivers implement Type 1 pretation of the fault conditions of V.28 and TA-232E.

receiver input hysteresis is typically 0.5V with a anteed minimum of 0.2V. This produces clear outtransitions with slow-moving input signals, even moderate amounts of noise and ringing. The iver propagation delay is typically 600ns and is pendent of input swing direction.

Low-Power Receive Mode

low-power receive-mode feature of the MAX223, K242, and MAX245–MAX249 puts the IC into shut-mode but still allows it to receive information. This apportant for applications where systems are periodicy awakened to look for activity. Using low-power sive mode, the system can still receive a signal that activate it on command and prepare it for communion at faster data rates. This operation conserves tem power.

Negative Threshold—MAX243

MAX243 is pin compatible with the MAX232A, differonly in that RS-232 cable fault protection is removed one of the two receiver inputs. This means that control s such as CTS and RTS can either be driven or left sting without interrupting communication. Different oles are not needed to interface with different pieces of sipment.

e input threshold of the receiver without cable fault stection is -0.8V rather than +1.4V. Its output goes sitive only if the input is connected to a control line it is actively driven negative. If not driven, it defaults the 0 or "OK to send" state. Normally, the MAX243's her receiver (+1.4V threshold) is used for the data line 0 or RD), while the negative threshold receiver is concted to the control line (DTR, DTS, CTS, RTS, etc.).

her members of the RS-232 family implement the tional cable fault protection as specified by EIA/TIA-2E specifications. This means a receiver output goes in whenever its input is driven negative, left floating, shorted to ground. The high output tells the serial mmunications IC to stop sending data. To avoid this, a control lines must either be driven or connected the jumpers to an appropriate positive voltage level.

Shutdown—MAX222-MAX242

On the MAX222, MAX235, MAX236, MAX240, and MAX241, all receivers are disabled during shutdown. On the MAX223 and MAX242, two receivers continue to operate in a reduced power mode when the chip is in shutdown. Under these conditions, the propagation delay increases to about 2.5µs for a high-to-low input transition. When in shutdown, the receiver acts as a CMOS inverter with no hysteresis. The MAX223 and MAX242 also have a receiver output enable input (EN for the MAX242 and EN for the MAX223) that allows receiver output control independent of SHDN (SHDN for MAX241). With all other devices, SHDN (SHDN for MAX241) also disables the receiver outputs.

The MAX225 provides five transmitters and five receivers, while the MAX245 provides ten receivers and eight transmitters. Both devices have separate receiver and transmitter-enable controls. The charge pumps turn off and the devices shut down when a logic high is applied to the ENT input. In this state, the supply current drops to less than 25µA and the receivers continue to operate in a low-power receive mode. Driver outputs enter a high-impedance state (three-state mode). On the MAX225, all five receivers are controlled by the ENR input. On the MAX245, eight of the receiver outputs are controlled by the ENR input, while the remaining two receivers (RA5 and RB5) are always active. RA1–RA4 and RB1–RB4 are put in a three-state mode when ENR is a logic high.

Receiver and Transmitter Enable Control Inputs

The MAX225 and MAX245-MAX249 feature transmitter and receiver enable controls.

The receivers have three modes of operation: full-speed receive (normal active), three-state (disabled), and low-power receive (enabled receivers continue to function at lower data rates). The receiver enable inputs control the full-speed receive and three-state modes. The transmitters have two modes of operation: full-speed transmit (normal active) and three-state (disabled). The transmitter enable inputs also control the shutdown mode. The device enters shutdown mode when all transmitters are disabled. Enabled receivers function in the low-power receive mode when in shutdown.

5V-Powered, Multichannel RS-232 rivers/Receivers

es 1a-1d define the control states. The MAX244 no control pins and is not included in these tables.

MAX246 has ten receivers and eight drivers with control pins, each controlling one side of the ce. A logic high at the A-side control input (\overline{ENA}) ses the four A-side receivers and drivers to go into ree-state mode. Similarly, the B-side control input \overline{B} causes the four B-side drivers and receivers to not a three-state mode. As in the MAX245, one A- and one B-side receiver (RA5 and RB5) remain we at all times. The entire device is put into shutten mode when both the A and B sides are disabled $\overline{A} = \overline{ENB} = +5V$).

MAX247 provides nine receivers and eight drivers four control pins. The ENRA and ENRB receiver ble inputs each control four receiver outputs. The A and ENTB transmitter enable inputs each control drivers. The ninth receiver (RB5) is always active. device enters shutdown mode with a logic high on ENTA and ENTB.


MAX248 provides eight receivers and eight drivers four control pins. The ENRA and ENRB receiver able inputs each control four receiver outputs. The TA and ENTB transmitter enable inputs control four rers each. This part does not have an always-active eiver. The device enters shutdown mode and transters go into a three-state mode with a logic high on h ENTA and ENTB.

The MAX249 provides ten receivers and six drivers with four control pins. The ENRA and ENRB receiver enable inputs each control five receiver outputs. The ENTA and ENTB transmitter enable inputs control three drivers each. There is no always-active receiver. The device enters shutdown mode and transmitters go into a three-state mode with a logic high on both ENTA and ENTB. In shutdown mode, active receivers operate in a low-power receive mode at data rates up to 20kbits/sec.

Applications Information

Figures 5 through 25 show pin configurations and typical operating circuits. In applications that are sensitive to power-supply noise, VCC should be decoupled to ground with a capacitor of the same value as C1 and C2 connected as close as possible to the device.

+5V-Powered, Multichannel RS-232 Drivers/Receivers



gure 5. MAX220/MAX232/MAX232A Pin Configuration and Typical Operating Circuit




Figure §. MAX222/MAX242 Pin Configurations and Typical Operating Circuit