



DESIGN AND IMPLEMENTATION OF KWhr METER

USING EMBEDDED SYSTEMS

A PROJECT REPORT

Submitted by

J.MOHANAPRIYA

(71201105025)

M.SAGAYA SABINA

(71201105044)

G.YOGASRI

(71201105073)

in partial fulfillment for the award of the degree

of

BACHELOR OF ENGINEERING

in

ELECTRICAL AND ELECTRONICS ENGINEERING

Under the guidance of

Mr.V.Kandasamy

KUMARAGURU COLLEGE OF TECHNOLOGY, COIMBATORE

ANNA UNIVERSITY::CHENNAI-600 025
APRIL 2005

ANNA UNIVERSITY: CHENNAI-600 025

BONAFIDE CERTIFICATE

Certified that this project report "DESIGN AND IMPLEMENTATAION OF kWhr METER USING EMBEDDED SYSTEMS" is the bonafide work of J.MOHANAPRIYA (71201105025)

M.SAGAYA SABINA (71201105044)

G.YOGASRI (71201105073)

who carried out the project work under my supervision.

SIGNATURE

Prof.K.Regupathy subramaniam, B.E., M.Sc. DEAN/EEE,
Kumaraguru college
of technology

SIGNATURE

Mr.V.Kandasamy,M.Tech, Lecturer,EEE, Kumaraguru college of technology

CERTIFICATION OF EVALUATION

College : KUMARAGURU COLLEGE OF TECHNOLOGY

Branch: Electrical And Electronics Engineering

Semester : Eighth semester

SI.No.	Name of the students	Title of the project	Name of the supervisor with designation
01	J.MOHANAPRIYA	"Design and	Mr.V.KANDASAMY
02	M.SAGAYA SABINA	implementation	LECTURER.
03	G.YOGASRI	of kWhr meter using embedded systems"	

The report of the project work submitted by the above students in partial fulfillment for the award of Bachelor of Engineering degree in Electrical and Electronics Engineering of Anna University were evaluated and confirmed to be report of the work done by the above students and then evaluated.

(INTERNAL EXAMINER)

(EXTERNAL EXAMINER)

ACKNOWLEDGEMENT

ACKNOWLEDGEMENT

The satisfaction that accompanies the successful completion of any task would be incomplete without mentioning the people who gave us constant guidance and support.

We would like to express our deep sense of gratitude towards our project guide Mr.V.Kandasamy,M.Tech lecturer, for directing us towards a more application-oriented project and for his support and interest in all our endeavors.

We would like to thank our project coordinator **Prof.K.Rajan M.E** assistant professor for having channelized our thoughts towards this project.

We would like to thank our former head of the department **Dr.T.M.Kameswaran PhD** for his constant encouragement and support.

We also thank our Dean **Prof.Reghupathy Subramanian B.E, M.sc** for his constant guidance and support.

Further we would like to acknowledge the support shown by our beloved principal **Dr.K.K.Padmanabhan B.Sc(Engg)**, **Ph.D.**

We also extend our heartiest thanks to all our staff members, non-technicians, without them we would have never attained this form.

SYNOPSIS

SYNOPSIS

The Kilowatt-hour meter cum cost indicator using embedded systems is a very reliable energy meter. It is designed so as to measure and display the number of units consumed and its corresponding cost. All houses, apartments, offices and industries are equipped with energy meter. At present, analog energy meters are very commonly used. In these energy meters, the number of units consumed for a certain period can be found by calculating the difference between readings at the start and end of the period in an energy meter. Our proposed energy meter digitally displays the number of units consumed and corresponding costs for it.

The Microcontroller we have used is PIC 16F877. It has only 35 single word instructions and thus easily programmable. It has an inbuilt ADC, which reduces the complexity of the circuit. In our project we have used EEPROM data memory.

The interfacing to the LCD display is done directly through the I/O ports of the PIC. We have also transmitted the data to the pc through serial communication.

DEDICATED TO OUR BELOVED PARENTS AND FRIENDS

LIST OF CONTENTS

CHAPTER	NO	TITLE PAG	E NO
		Synopsis iv	
		List Of Tables xii	
		List Of Figures xii	
1.		INTRODUCTION	1
	1.1 1.2 1.2.1 1.2.2 1.3 1.4	Need For Our Project Analog Energy Meter Principle of Operation Disadvantages Electrical Energy Tariff	
2.		METHODOLOGY	5
	2.1 2.2	Schematic Diagram Explanation	
3.		HARDWARE	9
	3.1 3.1.1 3.1.2 3.1.3 3.2 3.2.1 3.2.2	Power Supply Unit Rectifier Filter Regulator Voltage & Current Measurement Specifications Absolute Circuits	
	3.2.3	Voltage Measurement	

	3.2.4 3.3 3.4	Current Measurement Power Factor Measurement LCD Display	
4.		MICROCONTROLLER UNIT	21
	4.1 4.2 4.2.1 4.2.2 4.3 4.4 4.5	PIC 16F877 Features Memory Organisation Program Memory Organisation Data Memory Organisation I/O Ports Analog To Digital Converter Timers	
5.		SERIAL DATA COMMUNICATION	31
	5.1 5.2 5.3	Introduction Pin Description Characteristics Of MAX 232	
6.		SOFTWARE	35
	6.1 6.2	Flow Chart Program	
7.		CONCLUSION	59
	7.1	Future Enhancement	
		APPENDIX	61
		REFERENCES	89

LIST OF FIGURES

FIGURE NO	TITLE	PAGE NO
2.1	Block diagram	6
2.2	Overall circuit diagram	8
3.1	Block diagram of power supply unit	10
3.2	Power supply unit	11
3.2.3	Voltage measurement circuit	14
3.2.4	Current measurement circuit	17
3.3.1	Power factor measurement circuit	19
4.1	16f877 Pin diagram	23
4.2	16f877 Architecture	24
4.3	Program memory organization	25

LIST OF TABLES

TABLE NO	TITLE	PAGE NO
3.3.1	Truth table for ex-or gate	18
4.1	Bank selection	26
5.2	RS 232 pin assignments	32

INTRODUCTION

CHAPTER 1

INTRODUCTION

1.1 Need For Our Project

Energy plays a significant role in development of nation. Today there is a trend towards tremendous growth and phenomenal modernization of electrical system throughout the world. Energy is infact power integrated over a period of time. Energy meters are essentially integrating instruments reading a continuous quantity and are quite different from other integrating instruments. They measure power over a period of time, integrating it into energy. Thus the amount of electrical energy supplied to the customers is metered.

Induction type meters are the most common form of AC energy meters used in everyday domestic and industrial installations. There are various disadvantages encountered in analog energy meters. Errors in conventional energy meters are mainly due to forces at the rotor bearings and in register mechanism. These errors are avoided in digital energy meters. In case of digital measurements the readings obtained are precise and accurate. Our proposed energy meter using embedded system displays the energy consumed over a period of time and its corresponding cost and thus manual calculations are eliminated.

In small industries, when the cost goes beyond the limit luxury equipment like fans, refrigerators and air conditioners can be turned off to reduce energy consumption.

1.2 ANALOG ENERGY METER

An energy meter is a device that is used to measure the energy consumed by the electrical equipment connected to the supply. The Induction Type Energy Meter is universally used in domestic and industrial AC circuits.

1.2.1 PRINCIPLE OF OPERATION

The main principle of operation of analog equipments mainly depends on magnetic field produced. In analog energy meters the eddy currents produced due to magnetic flux plays an important role in energy measurement. The single-phase energy meter consists of two coils namely current coil and pressure coil. The current coil is made up of few turns of thick wire and is connected in series with the load. The pressure coil consists of few turns of thin wire and is connected in parallel with the supply. An aluminum disc mounted on a spindle is placed between two coils. The two fluxes produced by the two coils interact with aluminium disc and produces eddy currents in the disc and hence the disc starts rotating. The speed of the disc is proportional to the energy consumed by the load.

1.2.2 DISADVANTAGES

Disadvantages present in analog meters are

- The lifetime of analog meters are very less.
- The readings obtained are not precise and accurate.
- The readings obtained can easily be tampered.
- Presence of mechanical moving parts.

1.3 ELECTRICAL ENERGY

The unit of energy is Joule, which is the work done when a force of 1N acts through a distance of 1m in the direction of the force.

Electrical energy voltage in current in time in in watt hour = volts * amps * hours

1.4 TARIFF

The rate at which electrical energy supplied to the customer is known as tariff. The various types of tariff are

- > Simple tariff
- > Flat rate tariff
- ➤ Block rate tariff
- > Two port tariff
- > Maximum demand tariff
- > Power factor tariff
- > Three port tariff

The TNEB tariff for most of the organizations like schools, colleges, hospitals, residential houses, hotels and shops falls in one of the first three tariffs.

METHODOLOGY

CHAPTER 2

METHODOLOGY

2.1 SCHEMATIC DIAGRAM

The schematic diagram of our project is shown below in figure 2.1.




Fig 2.1 BLOCK DIAGRAM

The voltage and current signals are sensed and stepped down using potential transformer and current transformer respectively. The voltage and current signals are then given to precision rectifier to convert into an equivalent D.C signal. The current measurement circuit is similar to the voltage measurement circuit except for the shunt resistor included in the current measurement circuit.

The time lag between the voltage and the current signal is calculated using a zero crossing detector along with an XOR gate from which power factor can be calculated. The voltage signal, current signal and the power factor are fed to the PIC microcontroller.

The PIC 16F877 is used to calculate the energy and the cost for the number of units consumed. The voltage, current, powerfactor, energy and the cost are displayed using a LCD. The PIC is also interfaced to PC.




Fig.2.2 OVERALL CIRCUIT DIAGRAM


HARDWARE

CHAPTER 3

HARDWARE


3.1 POWER SUPPLY UNIT

Since all the power circuits work only with low D.C. voltage we need a power supply unit to provide the appropriate voltage supply. The general power supply unit is shown in fig.3.1



This unit consists of transformers, rectifiers, filters and regulators. The input AC voltage diode rectifier then provides a full wave rectified, typically 230Vrms is connected to a transformer to obtain the desired step-down AC voltage. A diode rectifier then provides a full-wave rectified voltage that is initially filtered by a simple capacitor filter to produce a DC voltage. This resulting DC voltage usually has some ripple or AC voltage variations. A regulator circuit can use this DC input to provide DC voltage that not only has less ripple voltage but also remains the same DC value even if the DC voltage varies, or when the load connected to the output DC voltage changes.

The power supply unit comprises of two circuits, one providing a +5V supply and the other providing +12V and -12V supply. The circuit diagrams for the same are shown in the Figure 3.2.



3.1.1 RECTIFIER

The DC level obtained from a sinusoidal input can be improved 100% using a process called full-wave rectification. It uses 4 diodes in a bridge configuration. From the basic bridge configuration we see that two diodes (say D2, D3) are conducting while the other two diodes (D1,D4) are in "off" state during the period t=0 to T/2. Accordingly for the negative half cycle of the input the conducting diodes are D1 and D4. Thus the polarity across the load is the same.

3.1.2 FILTER

The filter circuit used here is the capacitor is connected at the rectifier output, and a DC is obtained across it. The filtered waveform is essentially a DC voltage with negligible ripples, while is ultimately fed to the load.

3.1.3 REGULATORS

The voltage regulator is a device, which maintains the output voltage constant irrespective of the change in supply variations, load variation and temperature changes. The fixed voltage regulator is a three terminal device which has an unregulated dc input voltage, Vi, applied to one input terminal, a regulated output dc voltage, Vo, from a second terminal, with the third terminal connected to ground .For a selected regulator, IC device specifications list a voltage range over which the input voltage can vary to maintain a regulated output voltage over a

range of load current. The specifications also list the amount of output voltage change resulting from a change in load current or in input voltage.

Here we use two fixed voltage regulators namely LM7812, LM7805 and LM7912. The IC7812 is a +12V regulator, IC7912 is a -12V regulator and IC7805 is a +5V, regulator. The series 78 regulators provide regulated voltages from -5 to -24 V.

3.2 VOLTAGE & CURRENT MEASUREMENT

3.2.1 SPECIFICATIONS

a) Potential Transformer ratings

Primary:

230V AC

Secondary:

6V AC

b) Current Transformer ratings

Primary:

15A

Secondary:

5A

3.2.2 VOLTAGE MEASUREMENT

Voltage measurement circuit comprises of a potential transformer and precision rectifier. Potential transformer is used for sensing and stepping down the voltage signal. Precision rectifier converts the stepped down AC signal into an equivalent DC signal. The DC output voltage signal is then given to the zero crossing detector and the PIC microcontroller unit.




Fig 3.2.2 VOLTAGE MEASUREMENT CIRCUIT

3.2.3 ABSOLUTE VALUE CIRCUITS

An absolute-value circuit, or full-wave precision rectifier, can be implemented by summing the output of a half-wave rectifier and its input with the proper phase and amplitude relations. This circuit will be the starting point for a number of other absolute-value circuits, which have evolved from this basic form.

In this circuit, A1 is an inverting rectifier similar to the figure. The output from A1 is added to the original input signal in A2 (a summing mixer) with the signal amplitude and phase relations shown. Negative alterations of Ein feeds A2 through 20-k Ω resistor, and E1 feed A2 through a 10-k Ω resistor. The net effect of this scaling is that, for equal amplitudes of Ein and E1, E1will provide twice as much current into the summing point. This fact is used to advantage here, as the negative alteration of E1 produces twice the input current of that caused by the positive alternation of Ein.

This causes a current of precisely half the amplitude, which E1 alone would generate due to the subtraction of Ein. It is the equivalent of having E1 feed through a 20-k Ω input receiver and having Ein non-existent during this half cycle, and it results in a positive going output at A2. During negative alterations of Ein, E1 is absent and Ein produces the alternate positive output swing that, in summation, produces the desired full-wave rectified response. As before, operation with the opposite output polarity is possible by reversing D1 and D2.

3.2.4 CURRENT MEASUREMENT

The current measurement circuit consists of Current transformer of turns ratio 5:1. The Current Transformer's primary winding is connected in series with the line. The secondary of the Current Transformer is connected to a precision rectifier network. The shunt resistor of value 56 ohm is connected across the CT. Hence we have ac voltage proportional to the current flowing through the primary of the CT given as the input to the rectifier unit and by a similar procedure as seen in case of voltage measurement, we get pure DC at the output stage of the rectifier. The current measurement circuit is shown in figure 3.2.4.




Fig 3.2.4 CURRENT NEASUREMENT CIRCUIT

3.3. POWER FACTOR MEASUREMENT

The power factor measurement circuit consists of PT, CT, zero crossing detector and finally an XOR gate. PT and CT are used to sense the voltage and current signals respectively. Zero crossing detector, converts the sine wave into square wave. The circuit is also called a sine to square wave generator.

The square pulse outputs of the ZCD circuits are given as an input to an XOR gate. The output of the gate depends upon the input given. The truth table of XOR gate is

$$Y = AB' + A'B.$$

TABLE: 3.3.1. TRUTH TABLE FOR

	XOR	GATE
A	В	Y
0	0	0
0	1	1
1	0	1
1	1	0

The XOR gate will produce the output when both the inputs to the gate are not in the same state. So the output of the gate is the indirect measure of phase angle between the voltage and current. A timer is incremented in millisecond, which is equivalent to corresponding phase angle in degrees. Leading or lagging power factor is determined based on the pulse at the output of voltage's Zero Crossing Detector.




Fig 3.3.1 POWER FACTOR MEASUREMENT CIRCUIT

3.4 LCD DISPLAY

In our project, the readings obtained as shown on an LCD display. An LCD consists of two glass panels, with the liquid crystal material sand-witched between them. The inner surface of the glass plate is coated with transparent electrodes, which define the character, symbols or patterns to be displayed. Polymetric layers are present in between the electrodes and the light crystal, which makes the liquid crystal electrodes to maintain a defined oriented angle.

Polarisers are pasted outside the glass panels. These polarisers would rotate the light rays passing through them to a definite angle, in a particular direction. When the LCD is in off state, light rays are rotated by the two polarisers and the liquid crystal, such that the light rays come out of the LCD without any orientation, and hence the LCD appears transparent.

When sufficient voltage is applied to the electrodes, the liquid crystal molecules would be aligned in a specific direction. The light rays passing through the LCD would be rotated by the polarisers, which would result in activating /highlighting the desired characters. The LCD's are lightweight with only a few millimeters thickness. Since the LCD's consume less power, they are compatible with low power electronic circuits, and can be powered for long durations. The LCD doesn't generate light and so light is needed to read the display. By using backlighting, reading is possible in the dark. The LCD's have long life and a wide operating temperature range.

MICROCONTROLLER UNIT

CHAPTER 4

MICROCONTROLLER UNIT

4.1 PIC 16F877 ARCHITECTURE

The microcontroller that we have used is PIC 16F877. The PIC series comprises of PIC16F873, PIC16F874, PIC16F876 and PIC16F877. PIC16F873 and PIC16F874 are 28-pin packages. In our project we have used the PIC16F877 for its outstanding features like:

- High-performance RISC CPU
- Only 35 single word instructions to learn
- Up to 8K x 14 words of FLASH Program Memory
- Up to 368 x 8 bytes of Data Memory (RAM)
- Up to 256 x 8 bytes of EEPROM data memory
- Processor read/write access to program memory
- Wide operating voltage range: 2.0V to 5.5V
- High Sink/Source Current: 25 mA

Pin Diagram




Fig 4.1: PIN DIAGRAM OF 16F877

ARCHITECTURE:




Fig 4.2: ARCHITECTURE OF 16F877

4. 2 MEMORY ORGANIZATION:

There are three memory blocks in each of these PIC MCU's. The Program Memory and Data Memory have separate buses so that concurrent access can occur.

4.2.1 PROGRAM MEMORY ORGANIZATION:

The PIC16F87X devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. The PIC16F877/876 devices have 8K x 14 words of FLASH program memory. Accessing a location above the physically implemented address will cause a wrap around. The reset vector is at 0000h and the interrupt vector is at 0004h.




Fig.4.3 PROGRAM MEMORY ORGANISATION

4.2.2 DATA MEMORY ORGANIZATION

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers.

RP1:RP0	Bank
00	0
01	1
10	2
11	3

Table 4.1 BANK SELECTION

All implemented banks contain Special Function Registers. Some "high use" Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.

The register file can be accessed either directly, or indirectly through the File Select Register, FSR.

The special function registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. The special function registers can be classified into 2 sets: Core (CPU) and peripheral. The registers present in SFR's are explained in brief.

The STATUS register contains the arithmetic status of the ALU, the RESET, status and bank select bits for data

memory. The OPTION-REG register is a readable and writable register, which contains various control bits to configure the TMRO prescales/WDT postscaler, TMRO and the weak pull-ups on port B.

The INTCON register is a readable and writable register, which contains various enable and flag bits for the TMRO register overflow, RB port change and external RBO/INT pin interrupts.

The PIE1 register contains the individual enable bits for peripheral interrupts.

The PIR1 register contains the individual flag bits for peripheral interrupts.

The PIE2 register contains the individual enable bits for CCP2 peripheral interrupt, the SSP bus collision interrupt and EEPROM write operation interrupt's

The PIR2 register contains the individual flag bits for CCP2 peripheral interrupt, the SSP bus collision interrupt and EEPROM write operation interrupt's.

4.3 I/O PORTS

There are totally 6 ports present in PIC16F877. They are port A, port B, port C, port D, port E and parallel slave port.

PORTA AND THE TRISA REGISTER:

PORTA is a 6-bit wide bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (=1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISA

bit (=0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

PORTB AND THE TRISB REGISTER:

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (=1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISB bit (=0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

PORTC AND THE TRISC REGISTER:

PORTC is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (=1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISC bit (=0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

PORTD AND TRISD REGISTERS:

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

PORTE AND TRISE REGISTER:

PORTE has three pins, RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7, which are individually configurable as inputs or outputs.

4.4 ANALOG TO DIGITAL CONVERTER

The Analog-to-Digital (A/D) Converter module has eight inputs for the 40 device. The analog input charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation. The A/D conversion of the analog input signal results in a corresponding 10-bit digital number. The A/D module has high and low voltage reference input that is software selectable to some combination of VDD, VSS, RA2 or RA3.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D clock must be derived from the A/D's internal RC oscillator. The A/D module has four registers.

These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register0 (ADCON0)
- A/D Control Register1 (ADCON1)

The ADCON0 register controls the operation of the A/D module. The port pins can be configured as analog inputs (RA3 can also be the voltage reference) or as digital I/O.

4.5 TIMERS

TIMER 0 MODULE

The timer 0 module timer/counter has the following features:

- > 8-bit timer counter
- Readable and writable
- > 8-bit software programmable prescaler
- > Internal and external clock select
- > Interrupt on overflow from ffh to ooh
- > Edge select for external clock

The TMRO interrupt is generated when the TMRO register overflows from ffh to ooh. This overflow sets bit TOIF (INTCON<2>). The interrupt can be masked by cleaning bit TOIE (INTCON<5>). Bit TOIF must be cleared in software by timer 0 module. Interrupt service routine before re-sending the interrupt. The TMRO interrupt cannot awaken the processor from sleep, since timer is shut-off during sleep.

SERIAL DATA COMMUNICATION

CHAPTER 5

SERIAL DATA COMMUNICATION

5.1 INTRODUCTION

Modem and other devices used to send serial data are often referred to as data communication equipment or DCE. The terminals or computers that are sending or receiving the data are referred to as data terminal equipment or DTE. In response to the need for signal and handshake standards between DTE and DCE, the Electronic Industries Association (EIA) developed standard RS-232c. This standard describes the functions of 25 signals and handshake pins for serial data transfer. It also describes the voltage levels, Impedance levels, rise and fall times, Maximum bit rates, and maximum capacitance for these signal lines. RS232-c specifies 25 signal pins and it specifies that the DTE connector should be a male, and the DCE connector should be a female.

TABLE: 5.1. RS232 PIN ASSIGNMENTS

Pin1	Received line signal detector (data carrier detect)
Pin2	Received data
Pin3	Transmit data
Pin4	Data terminal ready
Pin5	Signal ground
Pin6	Data set ready
Pin7	Request to send
Pin8	Clear to send
Pin9	Ring indicator

5.1. PIN DESCRIPTION

DTR (Data Terminal Ready)

When the terminal is turned on, after going through a self-test, it sends out signal DTR to indicate that it is ready for communication.

DSR (Data Set Ready)

When DCE is turned on and has gone through the self-test, it asserts DSR to indicate that it is ready to communicate.

RTS (Request to Send)

When DTE device such as has a byte to transmit, it asserts RTS to signal the modem that it has a byte of data transmit.

CTS (Clear To Send)

In response to RTS when the modem has room for storing the data it is to receive, it sends out signal CTS to the DTE (pc) to indicate that it can receive the data now.

DCD(Data Carrier Detect)

The modem assert signal DCD to inform the DTE (pc) that a valid carrier has been detected and that contact between it and other modem is established.

RI (Ring Indicator)

An output from the modem (DCE) and an input to a pc (DTE) indicates that the telephone is ringing. It goes on and off in synchronization with the ringing sound.

While signals DTR and DSR are used by the pc and modem respectively, to indicate that they are alive and well, it is RTS

and CTS that actually control the flow of data. RTS and CTS are also referred to as hardware control flow signals.

This concludes the description of the most important pins of the RS232 handshake signals plus TxD, RxD and ground. Ground is also referred to as SG (signal ground).

5.2 CHARACTERISTICS OF MAX 232

5.2.1. ELECTRICAL CHARACTERISTICS OF MAX 232

Vcc = 6V.

V + = 12V.

V - = 12V.

5.2.2. INPUT VOLTAGE

T1 in, T2 in = -0.3 to (Vcc + 0.3V)

R1 in, R2 in = +30V or -30V.

5.2.3. OUTPUT VOLTAGE

TI out, T2 out = ((V+) + 0.3V) to ((V-) + 0.3V).

R1 out, R2 out = -0.3V to (Vcc + 0.3V).

Power dissipation = 375 mW.


Output resistance = 300Ω .


SOFTWARE


CHAPTER 6

SOFTWARE

6.1 FLOW CHART:







6.2 PROGRAM

```
#include<pic.h>
                    //V,I & PF in single chip PIC
 #include<math.h>
static bit pb1 @((unsigned)&PORTB*8+1);
static bit pb2 @((unsigned)&PORTB*8+2);
static bit pb4 @((unsigned)&PORTB*8+4);
static bit pb5 @((unsigned)&PORTB*8+5):
static bit input @((unsigned)&PORTE*8+0):
                   ((pb4=0),(pb2=1),(pb1=0),(pb5=0),(pb5=1))
#define DISCTR
#define DISDAT
                   ((pb4=0), (pb2=0), (pb1=1), (pb5=0), (pb5=1))
static bit key2 @((unsigned) &PORTC*8+0);
void lcd init();
void lcd rd();
void lcd wr();
void lcd_disp(unsigned char);
void lcd condis(const unsigned char*, unsigned int);
void hex dec(unsigned char);
void hex dec curr(unsigned int);
void hex dec pf(int);
void hex dec pow(unsigned int);
void hex dec cost(unsigned int);
```

```
void hex dec ap(unsigned int);
void delay(unsigned int);
void ser txn(unsigned char);
void ser_contxn(const unsigned char*,unsigned int);
void eeprom wr(unsigned char, unsigned char):
char eeprom rd(unsigned char);
unsigned char h,hr,t,o,ptt,pth,ph,pt,po,i;
unsigned char tkw,q,s,l,hi;
unsigned char dh1,dh2,b,count,pf;
unsigned int p,ene,kw,cost,enel;
unsigned int pttr,pthr,phr;
float x,y;
bit fac,m,k1,k2;
void interrupt timer1(void)
{
if(TMR1IF==1 && fac==1)
                              //for power factor cal
{
 TMR1ON=0;
 TMR1IF=0;
 TRISC=0xf0;
 count++;
```

```
TMR1H=0xff;
 TMR1L=0x9b;
 TMR1ON=1;
}
else if(TMR1IF==1 && fac==0) //for time cal
 TMR1ON=0;
 b++;
 if(b==15) //for 1 sec
 {
 b=0;
 s++;
 if(s==10) //for 10 sec
 {
  s=0;
  m=1;
 }
 TMR1IF=0;
 TMR1ON=1;
}
main()
{
```

```
ADCON1=0x02;
TRISE=0x07;
TRISB=0x00;
count=0;
TRISD=0;
TRISC=0xff;
lcd_init();
lcd_condis("POWER MONITORING",16);
delay(10000);
\operatorname{eeprom\_rd}(0x00);
ptt=q;
eeprom rd(0x01);
                  //read ENERGY from EEPROM
pth=q;
eeprom_rd(0x02);
ph=q;
eeprom_rd(0x03);
pt≐q;
eeprom rd(0x04);
po=q;
enel=(ptt*10000+pth*1000+ph*100+pt*10+po);
eeprom_rd(0x08);
ptt=q;
eeprom_rd(0x09);
                       //read ENERGY from EEPROM
pth=q;
eeprom rd(0x0a);
```

```
ph=q;
eeprom_rd(0x0b);
pt=q;
eeprom_rd(0x0c);
po=q;
tkw=(ptt*10000+pth*1000+ph*100+pt*10+po);
GIE=1;
PEIE=1;
TMR1IE=1;
TMR1L=0x00;
TMR1H=0x00;
PORTD=0x01;
lcd rd();
while(1)
ADCON0=0x00;
ADON=1;
delay(255);
ADCON0=0x05;
while(ADCON0!=0x01);
dh1=ADRESH;
PORTD=0x80;
lcd_rd();
lcd_condis("V:",3);
```

```
hex dec(dh1);
ser_contxn("Voltage:",8);
ser_txn(h+0x30);
ser_txn(t+0x30);
ser_txn(o+0x30);
ser_contxn(" ",6);
ADON=0;
ADCON0=0x08;
ADON=1;
delay(255);
ADCON0=0x0d;
while(ADCON0!=0x09);
dh2=ADRESH;
PORTD=0x87;
lcd rd();
lcd condis(" I:",3);
hex_dec_curr(dh2);
ser contxn("Current:",8);
ser_txn(h+0x30);
ser txn(t+0x30);
ser_txn('.');
ser_txn(o+0x30);
ser contxn(" ",6);
```

```
GIE=1;
PEIE=1;
TMR1IE=1;
TMR1ON=0;
hi=TMR1H;
l=TMR1L;
TMR1H=0xff;
TMR1L=0x9b;
fac=1;
while(input==0);
TMR1ON=1;
while(input==1);
fac=0;
TMR1L=1;
TMR1H=hi;
x=count*1.8;
x=x*3.14;
x=x/180;
y=cos(x);
y=y*100;
pf=y;
PORTD=0xc0;
lcd_rd();
```

```
lcd_condis("PF:",3);
hex_dec_pf(pf);
count=0;
ser_contxn("PF:",3);
ser_txn(h+0x30);
ser_txn('.');
ser_txn(t+0x30);
ser_txn(o+0x30);
              ",6);
ser contxn("
p=dh1*dh2;
p=p/100;
p=p*pf;
if(m==1)
{
m=0;
p=p/360;
ene=enel+p;
enel=ene;
PORTD=0xc7;
lcd rd();
lcd_condis(" E:",3);
hex_dec_pow(ene);
```

```
ser_contxn(" Energy:",8);
ser_txn(ptt+0x30);
ser_txn(pth+0x30);
ser txn(ph+0x30);
ser_txn(pt+0x30);
ser_txn('.');
ser_txn(po+0x30);
ser_contxn("
               ",6);
eeprom wr(0x00,ptt);
eeprom_wr(0x01,pth);
eeprom wr(0x02,ph);
eeprom wr(0x03,pt);
eeprom_wr(0x04,po);
if(ene \ge 10000)
kw=ene/10000;
tkw=tkw+kw;
enel=ene%10000;
PORTD=0xc7;
lcd_rd();
lcd_condis(" E:",3);
hex_dec_pow(ene);
hex_dec_ap(tkw);
```

```
eeprom wr(0x08,ptt);
 eeprom wr(0x09,pth);
 eeprom_wr(0x0a,ph);
 eeprom_wr(0x0b,pt);
 eeprom wr(0x0c,po);
}
if(key2==0 && k2==0) k2=1;
if(key2==1 \&\& k2==1)
{
k2=0;
if(tkw>0 && tkw<=50)
PORTD=0x01;
lcd_rd();
PORTD=0x80;
lcd_rd();
lcd_condis("UNITS:",6);
hex_dec ap(tkw);
lcd disp(ptt+0x30);
lcd disp(pth+0x30);
lcd disp(ph+0x30);
lcd_disp(pt+0x30);
lcd_disp(po+0x30);
cost=tkw*65;
PORTD=0xc0;
```

```
lcd_rd();
 hex_dec_cost(cost);
 ser_contxn(" Cost:",6);
 ser_txn(ptt+0x30);
 ser_txn(pth+0x30);
 ser_txn(ph+0x30);
ser_txn('.');
ser txn(pt+0x30);
ser_txn(po+0x30);
                ",6);
ser_contxn("
delay(50000);
delay(50000);
delay(50000);
delay(50000);
PORTD=0x01;
lcd_rd();
}
else if(tkw>50)
{
PORTD=0x01;
lcd rd();
PORTD=0x80;
lcd rd();
lcd condis("UNITS:",6);
hex_dec_ap(tkw);
```

```
lcd disp(ptt+0x30);
lcd disp(pth+0x30);
lcd_disp(ph+0x30);
lcd_disp(pt+0x30);
lcd_disp(po+0x30);
cost=tkw*75;
PORTD=0xc0;
lcd rd();
hex_dec_cost(cost);
ser contxn(" Cost:",6);
ser_txn(ptt+0x30);
ser_txn(pth+0x30);
ser txn(ph+0x30);
ser_txn('.');
ser_txn(pt+0x30);
ser_txn(po+0x30);
ser_contxn("
               ",6);
delay(50000);
delay(50000);
delay(50000);
delay(50000);
PORTD=0x01;
lcd rd();
```

}

```
void lcd_init()
TRISD=0;
PORTD=0x38;
lcd_rd();
PORTD=0x0c;
lcd_rd();
PORTD=0x06;
lcd_rd();
PORTD=0x01;
lcd_rd();
PORTD=0x80;
lcd_rd();
}
void lcd_disp(unsigned char lr)
PORTD=lr;
lcd_wr();
void lcd_condis(const unsigned char *word,unsigned int n)
{
```

```
for(i=0;i<n;i++)
 PORTD=word[i];
 lcd wr();
void lcd rd()
 DISDAT;
                          //send data to lcd data lines
                            //to select rs,rw=0;en=1
 PORTD=0x04;
 DISCTR;
                         //send data to ctrl lines
 delay(125);
                            //t0 select rs,re,en=0
 PORTD=0x00;
 DISCTR;
                         //send data to ctrl lines
void lcd_wr()
 DISDAT;
                          //send data to lcd data lines
                             //to select rs=1,rw=0,en=1;
 PORTD=0x05;
                         //send data to ctrl lines
 DISCTR;
 delay(125);
 PORTD=0x01;
                             //to select rs=1,rw=0,en=0;
                          //send data to ctrl lines
 DISCTR;
```

```
void hex dec(unsigned char val)
h=val/100;
hr=val%100;
t≔hr/10;
o=hr%10;
lcd_disp(h+0x30);
lcd_disp(t+0x30);
lcd_disp(o+0x30);
}
void hex_dec_curr(unsigned int vai)
h=vai/100;
hr=vai%100;
t=hr/10;
o=hr%10;
lcd_disp(h+0x30);
lcd_disp(t+0x30);
lcd_disp('.');
lcd_disp(o+0x30);
}
void hex dec cost(unsigned int pv)
{
```

```
// unsigned int pttr,pthr,phr;
 ptt=pv/10000;
 pttr=pv%10000;
 pth=pttr/1000;
 pthr=pttr%1000;
 ph=pthr/100;
 phr=pthr%100;
 pt=phr/10;
 po=phr%10;
lcd_disp(ptt+0x30);
lcd disp(pth+0x30);
lcd_disp(ph+0x30);
lcd_disp('.');
lcd_disp(pt+0x30);
lcd_disp(po+0x30);
}
void hex_dec_pow(unsigned int pv)
{
 unsigned int pttr,pthr,phr;
ptt=pv/10000;
pttr=pv%10000;
pth=pttr/1000;
pthr=pttr%1000;
```

```
ph=pthr/100;
 phr=pthr%100;
 pt=phr/10;
 po=phr%10;
 lcd_disp(ptt+0x30);
 lcd_disp(pth+0x30);
 lcd_disp(ph+0x30);
 lcd_disp(pt+0x30);
 lcd_disp('.');
 lcd_disp(po+0x30);
}
void hex_dec_ap(unsigned int pv)
ptt=pv/10000;
pttr=pv%10000;
pth=pttr/1000;
pthr=pttr%1000;
ph=pthr/100;
phr=pthr%100;
pt=phr/10;
po=phr%10;
void hex dec pf(int pfval)
{
```

```
h=pfval/100;
hr=pfval%100;
t=hr/10;
o=hr%10;
lcd disp(h+0x30);
lcd_disp('.');
lcd_disp(t+0x30);
lcd_disp(o+0x30);
}
void eeprom_wr(unsigned char addr,unsigned char wlr)
GIE=0;
              //desable all interrupts
EEPGD=0;
                //access EEPROM data memory
EEADR=addr;
                 //select memory location to store setpoint
EEDATA=wlr;
WREN=1;
EECON2=0x55;
                  //for enable write cycle
EECON2=0xaa;
                  //
              //start write operation
WR=1;
while(!EEIF); //wait until write is finished
EEIF=0;
WREN=0;
GIE=1;
```

```
char eeprom_rd(unsigned char radd)
 {
 EEADR=radd;
                   //select memory location to store setpoint
                 //access EEPROM data memory
 EEPGD=0;
 RD=1;
 q=EEDATA;
                 //read the setpoint
 return(q);
}
void ser_txn(unsigned char te)
{
 SPBRG=51;
                 //for 1.2 kb baud rate
 BRGH=0;
                 //for low baud rate
 SYNC=0;
                //asynchronous mode
                //Enable the serial port
 SPEN=1;
// TX9=1;
                //enable the ninth data bit
 TXEN=1;
                //enable TXion
 TXREG=te;
 delay(2500);
 TXIF=0;
}
void ser_contxn(const unsigned char *dat,unsigned int m)
unsigned int j;
for(j=0;j < m;j++)
```

```
TXREG=dat[j];
delay(1500);
}

void delay(unsigned int del)
{
 while(del--);
}
```

CONCLUSION

CHAPTER 7

CONCLUSION

Thus the system calculates the energy utilization of a consumer over a certain period and its corresponding cost is calculated according to the tariff imposed. The system also monitors the electrical parameters like voltage, current, power factor, power, energy and also the actual cost of consumption bypassing the need for manual calculation. The system is interfaced with the personal computer and the data's are transferred to the computer through serial communication.

7.1 FUTURE ENHANCEMENT

1. ATTACHING A PRINTER FOR BILLING:

A printer can be attached to enable direct printing of the electrical parameters like voltage, current, power, energy, no of units consumed, cost and even the meter number and the EB division.

2. CUTTING THE LOADS AUTOMATICALLY:

Various luxury electrical appliances which consume high power can be cut off at predetermined rates with the help of relays interfaced the micro controller.

APPENDIX



PIC16F87X

28/40-pin 8-Bit CMOS FLASH Microcontrollers


Devices Included in this Data Sheet:

- PIC16F873
- PIC16F876
- PIC16F874
- PIC16F877

Microcontroller Core Features:

- High-performance RISC CPU
- Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input
 DC 200 ns instruction cycle
- Up to 8K x 14 words of FLASH Program Memory,
 Up to 368 x 8 byles of Data Memory (RAM)
 Up to 256 x 8 byles of EEPROM data memory
- Pinout compatible to the PIC16C73B/74B/76/77
- Interrupt capability (up to 14 sources)
- Eight level deep hardware stack
- Direct, indirect and relative addressing modes.
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- Power saving SLEEP mode
- · Selectable oscillator options
- Low-power, high-speed CMOS FLASH/EEPROM technology
- Fully static design
- In-Circuit Serial Programming™ (ICSP) via two nins
- · Single 5V in-Circuit Serial Programming capability
- · In-Circuit Debugging via two pins
- Processor read/write access to program memory
- Wide operating voltage range: 2.0V to 5.5V
- · High Sink/Source Current: 25 mA
- Commercial and Industrial temperature ranges
- Low-power consumption:
 - < 2 mA typical @ 5V, 4 MHz
 - 20 μA typical @ 3V, 32 kHz
 - < 1 μA typical standby current

Pin Diagram



Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit prescaler.
- Timer1: 16-bit itmer/counter with prescaler, can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Two Capture, Compare, PWM modules
 - Capture is 16-bit, max resolution is 12.5 ns.
 - Compare is 16-bit, max resolution is 200 ns.
 - PWM max, resolution is 10-bit
- 10-bit multi-channel Analog-to-Digital converter.
- Synchronous Sertal Port (SSP) with SPI[®] (Master Mode) and I²C[®] (Master/Slave)
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI) with 9-bit address detection
- Parallel Slave Port (PSP) 8-bits wide, with external RD, WR and CS controls (40.44-pin only)
- Brown-out detection circuitry for Brown-out Reset (BOR)

TABLE 1-1: PIC16F873 AND PIC16F876 PINOUT DESCRIPTION

Pin Name	DIP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	9	9		STYCMCG(*)	Oscillator crystal input/external alock source input.
OSC2/CLKOUT	10	10	0		Ose lister crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKCUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MOLEV PROTHV	1	1	MP	aT	Master clear (reset) input or programming voltage input or high voltage test mode control. This pin is an active low reset to the device.
Danielm			1		PORTA is a bi-directional VO port.
RADVANO RAT/ANT	2	2	NO	TTL	RAO can also be analog inputs
RAZYANZ/VRET-	3	3.	PO.	TTL	PA1 can also be analog input t
	4	*	1/0	TTL	RA2 dan also be analog input2 or negative analog reference voltage
RAS/ANSWREF+	5	5	1/0	TTL	RAS can also be analog input3 or positive analog reference voltage
RA4/TOCKI	6	6	1/0	ST	RA4 est also be the clock input to the TimerO module. Outputs open drain type.
RASSS/AN4	7	7	1/0	TTL	RA5 can also be analog input4 or the stave select for the synchronous sarial port.
					PORTB is a bi-directional I/O port. PORTB can be software
RBOINT	21				programmed for internal week pull-up on all inputs.
		21	<i>1</i> /0	TTL&T(1)	RBO can also be the external interrupt pin.
RB1	222	22	כינו	TTL	
RB2	23	23	NO.	TTL	
RBS/PGM	24	24	10	TTL	RE3 can also be the low voltage programming input
RB4	25	25	NO.	TTL	Interruption change pin.
RB5	26	216	NO.	TTL	interruptorschange pin.
RBG/PGC	27	27	10	TTLET(*)	interrupt on change pin or in-Circuit Debugger pin, Senat programming clock.
RB7/PGD	28	28	1/0	TTLEST(Z)	interrupt on change pin or in-Circuit Debugger pin. Serial programming data.
					FORTC is a bi-directional VO port.
RCO/T10SO/T1CKI	11	11	NO.	ST	RCO can also be the Timert disclision sulput or Timert clock input.
RC1/T1OSI/CCP2	12	12	110	st	RC1 can also be the Timer1 oscillator input or Capture2 input/ Compare2 outpub?PWM2 output.
RC2/CCF 1	1.3	13.	1/0	ST	RG2 can also be the Capture1 input/Compare1 output/PWM 1 output.
RC3/9CWSCL	14	14	110	ST	RC3 can also be the synchronous serial clock input/output for both SPI and f ² C modes.
RC4/SDI/SDA	15	15	10	sr	RG4 can also be the SPI Data in (SPI mode) or data I/O (PC mode).
ROS/SDO	16	16	110	ST	RC5 can also be the SPI Data Out (SPI mode).
RCS/TX/CK	17	17	10	st	RG6 can also be the USART Asynchronous Transmit or Synchronous Clock
RC7/FX/DT	1.8	18	NO	ST	RC7 can also be the USART Asynchronous Receive or Synchronous Cate.
VSS	8, 19	8, 19	p		Ground reference for logic and I/O pins.
					The same and the same and the same as the

^{© 1999} Microchip Technology Inc.

TABLE 1-2: PIC16F874 AND PIC16F877 PINOUT DESCRIPTION

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	13	14	30	ı	ST/CMOS(4)	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	14	15	31	0	-	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLK- OUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VIP/THV	1	2	18	I/P	ST	Master clear (reset) input or programming voltage input or high voltage test mode control. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0	2	3	19	I/O	TTL	RA0 can also be analog input0
RA1/AN1	3	4	20	1/0	TTL	RA1 can also be analog input1
RA2/AN2/VREF-	4	5	21	1/0	TTL	RA2 can also be analog input2 or negative analog reference voltage
RA3/AN3//REF+	5	6	22	1/0	TTL	RA3 can also be analog input3 or positive analog reference voltage
RA4/T0CKI	6	7	23	1/0	ST	RA4 can also be the clock input to the Timer0 timer/ counter. Output is open drain type.
RADISSIANA	7	8	24	I/O	TTL	RAS can also be analog input4 or the slave select for the synchronous serial port.
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RBO/INT	33	36	8	1/0	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB1	34	37	9	1/0	TTL	
RB2	35	38	10	1/0	TTL	
RB3/PGM	36	39	11	1/0	TTL	RB3 can also be the low voltage programming input
RB4	37	41	14	1/0	TTL	Interrupt on change pin.
RB5	38	42	15	1/0	TTL	Interrupt on change pin.
RB6/PGC	39	43	16	1/0	TTL/ST ⁽²⁾	Interrupt on change pin or In-Circuit Debugger pin, Serial programming dock.
RB7/PGD	40	44	17	1/0	TTL/ST ⁽²⁾	Interrupt on change pin or In-Circuit Debugger pin. Serial programming data.
				-		PORTC is a bi-directional I/O port.
RC0/T1080/T1CKI	15	16	32	I/O	ST	RC0 can also be the Timer1 oscillator output or a Timer1 clock input.
RC1/T1OSI/CCP2	16	18	35	1/0	ST	RC1 can also be the Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.
RC2/CCP1	17	19	36	VO	ST	RC2 can also be the Capture1 input/Compare1 output/ PWM1 output.
RC3/SCK/SCL	18	20	37	vo	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I ² C modes.
RC4/SDI/SDA	23	25	42	1/0	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	24	26	43	1/0	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6/TX/CK	25	27	44	VO.	ST	RC6 can also be the USART Asynchronous Transmit or Synchronous Clock.
RC7/RX/DT	26	29	1	1/0	ST	RC7 can also be the USART Asynchronous Receive or Synchronous Data.

@ 1999 Microchip Technology Inc.

^{4:} This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

TABLE 1-2: PIC16F874 AND PIC16F877 PINOUT DESCRIPTION

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	13	14	30	1	ST/CMOS ⁽⁴⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	14	15	31	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLK-OUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/V#P/THV	1	2	18	I/P	ST	Master clear (reset) input or programming voltage input or high voltage test mode control. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RAWAN0	2	3	19	1/0	TTL	RA0 can also be analog input0
RA1/AN1	3	4	20	1/0	TTL	RA1 can also be analog input1
RA2/AN2/VREF-	4	5	21	1/0	TTL	RA2 can also be analog input2 or negative analog reference voltage
RA3/AN3/VREF+	5	6	22	1/0	TTL	RA3 can also be analog input3 or positive analog reference voltage
RA4/T0CKI	6	7	23	1/0	ST	RA4 can also be the clock input to the Timer0 timer/ counter. Output is open drain type.
RA5/SS/AN4	7	8	24	1/0	TTL	RA5 can also be a nalog input4 or the slave select for the synchronous serial port.
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RBO/INT	33	36	8	1/0	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB1	34	37	9	1/0	TTL	
RB2	35	38	10	1/0	TTL	
RB3/PGM	36	39	11	1/0	TTL	RB3 can also be the low voltage programming input
RB4	37	41	14	1/0	TTL	Interrupt on change pin.
RB5	38	42	15	I/O	TTL	Interrupt on change pin.
RB6/PGC	39	43	16	I/O	TTL/ST ⁽²⁾	Interruption change pin or In-Circuit Debugger pin. Serial programming dock.
RB7/PGD	40	44	17	1/0	TTL/ST ⁽²⁾	Interrupt on change pin or In-Circuit Debugger pin. Serial programming data.
						PORTC is a bi-directional I/O port.
RC0/T1080/T1CKI	15	16	32	1/0	ST	RC0 can also be the Timer1 oscillator output or a Timer1 clock input.
RC1/T1OSI/CCP2	16	18	35	1/0	ST	RC1 can also be the Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.
RC2/CCP1	17	19	36	Ю	ST	RC2 can also be the Capture1 input/Compare1 output/ PWM1 output.
RC3/SCK/SCL	18	20	37	ю	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I ² C modes.
RC4/SDI/SDA	23	25	42	1/0	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	24	26	43	1/0	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6/TX/CK	25	27	44	VO	ST	RC6 can also be the USART Asynchronous Transmit or Synchronous Clock.
RC7/RX/DT	26	29	1	1/0	ST	RC7 can also be the USART Asynchronous Receive or Synchronous Data.

DS30292B-page 8

@ 1999 Microchip Technology Inc.

^{4:} This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

FIGURE 2-3: PIC16F877/876 REGISTER FILE MAP

							File Addre
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180
TMRO	01h	OPTION REG	81h	TMRO	101h	OPTION REG	181
PCL	02h	PCL	82h	PCL	102h	PCL	182
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183
FSR	04h	FSR	84h	FSR	104h	FSR	184
PORTA	05h	TRISA	85h		105h		185
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186
PORTC	07h	TRISC	87h		107h		187
PORTD (1)	08h	TRISD (1)	88h		108h		188
PORTE (1)	09h	TRISE®	89h		109h		189
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18A
INTCON	08h	INTCON	8Bh	INTCON	10Bh	INTCON	18B
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	180
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	180
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved(2)	18E
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved(2)	18F
TICON	10h		90h		110h		190
TMR2	11h	SSPCON2	91h		111h	1	191
T2CON	12h	PR2	92h		112h		192
SSPBUF	13h	SSPADD	93h		113h		193
SSPCON	14h	SSPSTAT	94h		114h		194
CCPR1L	15h		95h	1	115h		195
CCPR1H	16h		96h		116h		196
CCP1CON	17h		97h	General	117h	General	197
RCSTA	18h	TXSTA	98h	Purpose Register	118h	Purpose Register	198
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	199
RCREG	1Ah		9Ah	,	11Ah	10 23,000	19A
CCPR2L	1Bh		96h		11Bh		19B
CCPR2H	1Ch		9Ch		11Ch		19C
CCP2CON	1Dh		9Dh		11Dh		190
ADRESH	1Eh	ADRESL	9Eh		11Eh		19E
ADCON0	1Fh	ADCON1	9Fh		11Fh		19F
	20h		A0h		120h		1A0
General Purpose Register 96 Bytes		General Purpose Register 80 Bytes	EFh F0h	General Purpose Register 80 Bytes	16Fh 170h	General Purpose Register 80 Bytes accesses	1EFI 1F0h
	7Fh	70h-7Fh	FFh	accesses 70h-7Fh	17Fh	70h - 7Fh	1FFI
Bank 0		Bank 1		Bank 2		Bank 3	

Unimplemented data memory locations, read as '0'.

* Not a physical register.

Note 1: These registers are not implemented on 28-pin devices.

2: These registers are reserved, maintain these registers clear.

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1.

The Special Function Registers can be classified into two sets; core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY

		1									
Addres s	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)
Bank 0											
00h ⁽⁴⁾	INDF	Addressing	this location	usas conter	nts of FSR to	address data	memory (no	it a physical	register)	0000 0000	0000 0000
01h	TMR0	Timer0 mor	dule's registe	er .						XXXX XXXX	nann nana
02h ⁽⁴⁾	PCI.	Program Co	ounter's (PC)	Least Signi	ficant Byte					0000 0000	0000 0000
03h ⁽⁴⁾	STATUS	IRP	RP1	RP0	סו	민	Z	DC	С	9001 lxxx	000d doma
04h(4)	FSR	Indirect dat	a memory ac	dress pointe	er		•			XXXX XXXX	umu umu
05h	PORTA			PORTA Da	ta Latch wher	written: POF	(TA pins who	en read	***	0x 0080	pu 9000
06h	PORTB	PORTB Da	ta Latch whe	n written: P0	ORTB pins wh	en read				XXXX XXXX	umu umu
07h	PORTC	PORTC Da	ta Latch wha	n written: P0	ORTC pins wh	nen read				XXXX XXXX	nunn mann
08h ⁽⁵⁾	PORTD	PORTD Da	ta Latch whe	n written: P0	ORTD pins wh	ien read				XXXX XXXX	nunu wasa
(igh ⁽⁹⁾	PORTE	-		ш.	<u> </u>	- :	RE2	RE1	RE0	xxx	
0Ah ^(1,4)	PCLATH			_	Write Buffer	for the upper	5 bits of the	Program Co	ounter	0 0000	0 0000
0Bh(4)	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 088x	0000 000u
0Ch	PIR1	PSPIF(3)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2		(6)		EEIF	BCLIF	<u> </u>	11.	CCP2IF	-r-0 00	-r-0 00
0Eh	TMR1L	Holding reg	ister for the l	Least Signifi	cant Byle of th	ne 16-bit TMR	1 register			XXXX XXXX	uum uuuu
0Fh	TMR1H	Holding reg	ister for the l	Most Signific	ant Byte of th	e 16-bit TMR	1 register			xxxx xxxx	пини пина
10h	TICON		ł	T1CKPS1	T1CKPS0	T10SCEN	TISYNC	TMR1CS	TMR10N	00 0000	บน นนนน
11h	TMR2	Timer2 mod	dule's registe	ď						0000 0000	6000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	- 000 0000	- 000 0000
13h	SSPBUF	Synchronou		t Receive Bu	iffer/Transmit	Register				XXXX XXXX	umm man
14h	SSPCON	WCOL.	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPRIL	Capture/Co	impare/PWM	l Register1 (l	LSB)					XXXX XXXX	unnu unnu
16h	CCPR1H	Capture/Co	mpare/PWM	l Registert (l	MSB)					XXXX XXXX	המווח החוות
17h	CCP1CON	- 1	-	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	~-00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	appo equa
19h	TXREG	USART Tra	nsmit Data F	Register						0000 0000	8000 0008
1Ah	RCREG	USART Re	ceive Data R	legister	-					0000 0000	0000 0000
1Bh	CCPRZL	Capture/Co	mpare PWM	Register2 (I	LSB)					XXXX XXXX	unuu uunu
1Ch	CCPR2H	Capture/Co	mpare/PWM	Register2 (l	MSB)					XXXX XXXX	עווטט טטונע
1Dh	CCP2CON	_	-	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
1Eh	ADRESH	A/D Result	Register Hig	h Byte						XXXX XXXX	nana anaa
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/ DONE	_	ADON	0-00 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
 - 2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
 - 3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.
 - 4: These registers can be addressed from any bank.
 - 5: PORTD, PORTE, TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.
 - 6: PIR2<6> and PIE2<6> are reserved on these devices; always maintain these bits clear.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Addres s	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)
Bank 2											
100h(4)	INDF	Addressing	this location	uses conte	nts of FSR to	address data	memory (no	t a physical	register)	0000 0000	0000 0000
101h	TMR0		dule's registe				• • •		- ,	XXXX XXXX	umu umra
102h(9	PCI.	Program C	ounter's (PC)	Least Sign	ificant Byte					0000 0000	0000 0000
103h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
104h(4)	FSR	Indirect dat	a memory a:	ddress point	ter				<u> </u>	XXXX XXXX	umu wmu
105h	_	Unimpleme					15 15 15 2	leytia .	rob drug		
106h	PORTB	PORTB Da	ta Latch whe	n written: P	ORTB pins w	nen read				XXXX XXXX	uuun uunu
107h	_	Unimpleme	nted								
109h	-	Unimpleme	nted								
109h		Unimpleme	nted			XX.					_
10Ah(1,4)	PCLATH	—		100	Write Buffer	for the upper	5 bits of the	Program C	ounter	0 0000	0 0000
10Bh(4)	INTCON	GIE	PEIE	TOTE	INTE	RBIE	TOIF	INTE	RBIF	0000 088x	0000 000u
10Ch	EEDATA	EEPROM o	lata register							XXXX XXXX	num mun
10Dh	EEADR	EEPROM a	address regis	ter						XXXX XXXX	RIND GOAR
10Eh	EEDATH			EEPROM	data register l	nigh byte				XXXX XXXX	unun mann
10Fh	EEADRH	-			EEPROM a	ddress registe	r high byte			XXXX XXXX	name manan
Bank 3											
180h(4)	INDF	Addressing	this location	uses conte	nts of FSR to	address data	memory (no	t a physical	register)	0000 0000	0000 0000
181h	OPTION_R EG	USBN	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
182h(9	PCI.	Program Co	ounter's (PC)	Least Sig	nificant Byte					0000 0000	0000 0000
183h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000d dana
184h(¶	FSR	Indirect dat	a memory ac	ldress point	er					XXXX XXXX	nunn nnna
185h	_	Unimpleme	nled								
186h	TRISB		la Direction F	Recister						1111 1111	1111 1111
187h	_	Unimpleme	nted			9					_
188h	_	Unimpleme									
189h	_	Unimpleme	nted		2022			548/400		. .	
18Ah0.4	PCLATH			_	Write Buffer	for the upper	5 bits of the	Program C	ounter	0 0000	0 0000
188h ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 088x	0000 0004
18Ch	EECON1	EEPGD				WRERR	WREN	WR	RD	х козо	x u000
18Dh	EECON2	EEPROM o	control registe	er2 (not a pl	rysical registe	r)			•		
18Eh	_	Reserved n	naintain clear				1526		0.08 %	0000 0000	8000 0008
18Fh	_	Reserved n	naintain clesi				11 (8.4%)	er Postala.	17.35	0000 0000	8800 0008

Legend: x = unknown, u = unchanged, g = value depends on condition. - = unimplemented read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC <12:8> whose contents are transferred to the upper byte of the program counter.

- 2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

 3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.
- 4: These registers can be addressed from any bank.
- FORTD, PORTE, TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.
 PIR2<6> and PIE2<6> are reserved on these devices; always maintain these bits clear.

2.2.2.5 PIR1 REGISTER

The PIR1 register contains the individual flag bits for the peripheral interrupts.

Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1 REGISTER (ADDRESS 0Ch)

RW-0 RW-0 R-0 R-0 R-0 RW-0 RW-0 RW-0 RW-									
PSPIF ⁽¹⁾ ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR2IF TMR2IF W = Writable bit W = Writable bit W = Writable bit - n = Value at POR reset 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred	R/W-0	R/W-0	R-0	B-0	RAM/LO	RAMA	PAM-0	DM 0	
bit 7: PSPIF ⁽¹⁾ : Parallel Slave Port Read/Write Interrupt Flag bit 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred bit 6: ADIF: A/D Converter Interrupt Flag bit 1 = An A/D conversion completed 0 = The A/D conversion is not complete bit 5: RCIF: USART Receive Interrupt Flag bit 1 = The USART receive buffer is full 0 = The USART receive buffer is empty bit 4: TXIF: USART transmit buffer is empty 0 = The USART transmit buffer is empty 0 = The USART transmit buffer is empty 1 = The USART transmit buffer is empty 0 = The USART transmit buffer is empty 1 = The SSPIFI: Synchronous Serial Port (SSP) Interrupt Flag 1 = The SSP interrupt condition has occurred, and must be cleared in software before returning from the interrupt service routine. The conditions that will set this bit are: SPI A transmission/reception has taken place. PC Slave A transmission/reception has taken place. PC Slave A transmission/reception has taken place. The initiated start condition was completed by the SSP module. The initiated acknowledge condition was completed by the SSP module. The initiated acknowledge condition was completed by the SSP module. The initiated acknowledge condition was completed by the SSP module. A start condition occurred while the SSP module was idle (Multimaster system). A stop condition occurred while the SSP module was idle (Multimaster system). D = No SSP interrupt condition has occurred. Compare Mode 1 = A TMR1 register capture occurred (must be cleared in software) D = No TMR1 register compare match occurred (must be cleared in software) D = No TMR1 register compare match occurred D = No TMR1 Figister compare match occurred (must be cleared in software) D = No TMR1 register compare match occurred (must be cleared in software) D = TMR1 register compare match occurred (must be cleared in software) D = TMR1 register odd not overflow				T					R = Readable bit
bit 7: PSPIF ⁽¹⁾ : Parallel Slave Port Read/Write Interrupt Flag bit 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred bit 6: ADIF: AD Converter Interrupt Flag bit 1 = An AD conversion completed 0 = The AID conversion is not complete bit 5: RCIF: USARIT Receive Interrupt Flag bit 1 = The USARIT receive buffer is full 0 = The USARIT receive buffer is full 1 = The USARIT transmit Interrupt Flag bit 1 = The USARIT transmit Interrupt Flag bit 1 = The USARIT transmit buffer is full bit 7: SSPIF: Synchronous Serial Port (SSP) Interrupt Flag 1 = The SSP interrupt condition has occurred, and must be cleared in software before returning from the interrupt service routher. The conditions that will set this bit are: SPI A transmission/reception has taken place. PC Slave A transmission/reception has taken place. PC Masslar A transmission/reception has taken place. The initiated start condition was completed by the SSP module. The initiated action condition was completed by the SSP module. The initiated extent condition was completed by the SSP module. The initiated extent condition was completed by the SSP module. A start condition occurred while the SSP module was idle (Multimaster system). A stop condition occurred while the SSP module was idle (Multimaster system). D = No SSP interrupt condition has occurred. CCPTIF: CCPT Interrupt Flag bit CCPTIF: CCPT Interrupt Flag bit CCPTIF: CCPT Interrupt Flag bit 1 = ATMR1 register capture occurred (must be cleared in software) D = No TMR1 register compare match occurred (must be cleared in software) D = No TMR1 register compare match occurred Unused in this mode bit 0: TMR1fr: TMR1 Overflow Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) D = No TMR1 register compare match occurred D = TMR1 register did not overflow	bit7								W = Writable bit
1 = An A/D conversion completed 0 = The A/D conversion is not complete bit 5: RCIF: USART receive buffer is full 0 = The USART receive buffer is full 0 = The USART receive buffer is full 0 = The USART transmit Interrupt Flag bit 1 = The USART transmit buffer is empty 0 = The USART transmit buffer is empty 0 = The USART transmit buffer is empty 1 = The USART transmit buffer is full bit 7: SSPIF: Synchronous Serial Port (SSP) Interrupt Flag 1 = The SSP interrupt condition has occurred, and must be cleared in software before returning from the interrupt service routine. The conditions that will set this bit are: SPI A transmission/reception has taken place. PC Slave A transmission/reception has taken place. PC Master A transmission/reception has taken place. The initiated start condition was completed by the SSP module. The initiated start condition was completed by the SSP module. The initiated restart condition was completed by the SSP module. The initiated condition courred while the SSP module was idle (Multimaster system). A stop condition occurred while the SSP module was idle (Multimaster system). D = No SSP interrupt condition has occurred. Corpure Mode 1 = A TMR1 register capture occurred (must be cleared in software) D = No TMR1 register compare match occurred Compare Mode Unused in this mode bit 1: TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) D = No TMR1 to PR2 match occurred (must be cleared in software) D = No TMR1 to PR2 match occurred (must be cleared in software) D = No TMR1 to PR2 match occurred (must be cleared in software) D = No TMR1 to PR2 match occurred (must be cleared in software) D = No TMR1 to PR2 match occurred (must be cleared in software) D = No TMR1 to PR2 match occurred (must be cleared in software) D = No TMR1 to PR2 match occurred (must be cleared in software) D = No TMR1 to PR2 match occurred (must be cleared in software) D = TMR1 to PR2 match occurred (must be cleared in software) D = TMR1 to PR2 match occurred (must	bit 7:	1 = A read	or a write	operation I	nas taken pl:	errupt Flag b ace (must be	it cleared in s	oftware)	
1 = The USART receive buffer is full 0 = The USART receive buffer is empty bit 4: TXIF: USART transmit Interrupt Flag bit 1 = The USART transmit buffer is empty 0 = The USART transmit buffer is full bit 7: SSPIF: Synchronous Serial Port (SSP) Interrupt Flag 1 = The SSP interrupt condition has occurred, and must be cleared in software before returning from the interrupt service routine. The conditions that will set this bit are: SEI A transmission/reception has taken place. if C Slave A transmission/reception has taken place. if C slave A transmission/reception has taken place. if C slave A transmission/reception has taken place. The initisted start condition was completed by the SSP module. The initisted stop condition was completed by the SSP module. The initisted extenced to routition was completed by the SSP module. The initisted extenced while the SSP module was idle (Multimaster system). A start condition occurred while the SSP module was idle (Multimaster system). A start condition occurred while the SSP module was idle (Multimaster system). b No SSP interrupt condition has occurred. bit 2: CCP1IF: CCP1 Interrupt Flag bit Capture Mode 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register compare match occurred Compare Mode 1 = A TMR1 register compare match occurred PWM Mode Unused in this mode bit 1: TMR2Ic: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR1 to PR2 match occurred bit 0: TMR1Ic: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = No TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflowed (must be cleared in software) 0 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflowed (must be cleared in software) 0 = TMR1 register did not overflowed (must be cleared in software) 0 = TMR1 register did not overflowed (must be cleared in software)	bit 6:	1 = An A/D) conversio	n complete	ed				
1 = The USART transmit buffer is empty 0 = The USART transmit buffer is full bit 7: SSPIF: Synchronous Serial Port (SSP) Interrupt Flag 1 = The SSP interrupt condition has occurred, and must be cleared in software before returning from the interrupt service routine. The conditions that will set this bit are: SPI A transmission/reception has taken place. i*C Slave A transmission/reception has taken place. i*C Master A transmission/reception has taken place. i*C Master A transmission/reception has taken place. i*C Master A transmission/reception has taken place. i*C Interrupt initiated start condition was completed by the SSP module. The initiated start condition was completed by the SSP module. The initiated stop condition was completed by the SSP module. A start condition occurred while the SSP module was idle (Multimaster system). A stop condition occurred while the SSP module was idle (Multimaster system). D = No SSP interrupt condition has occurred. bit 2: CCP1IF: CCP1 Interrupt Flag bit Capture Mode 1 = A TMR1 register capture occurred (must be cleared in software) D = No TMR1 register compare match occurred PWM Mode Unused in this mode bit 1: TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR1 to PR2 match occurred (must be cleared in software) D = No TMR1 register overflowed (must be cleared in software) D = No TMR1 to PR2 match occurred in this mode bit 0: TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register ove	bit 5:	1 = The US	SART recei	ive buffer is	s full				
1 = The SSP interrupt condition has occurred, and must be cleared in software before returning from the interrupt service routine. The conditions that will set this bit are: SPI A transmission/reception has taken place. C Slave A transmission/reception has taken place. C Master A transmission/reception has taken place. The initiated start condition was completed by the SSP module. The initiated start condition was completed by the SSP module. The initiated acknowledge condition was completed by the SSP module. The initiated acknowledge condition was completed by the SSP module. A start condition occurred while the SSP module was idle (Multimaster system). A stop condition occurred while the SSP module was idle (Multimaster system). D = No SSP interrupt condition has occurred. D = No TSP interrupt Flag bit Capture Mode 1 = A TMR1 register capture occurred (must be cleared in software) D = No TMR1 register capture occurred Compare Mode 1 = A TMR1 register compare match occurred (must be cleared in software) D = No TMR1 register compare match occurred PWM Mode Unused in this mode bit 1: TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) D = No TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software) D = TMR1 register overflowed (must be cleared in software)	bit 4:	1 = The US	SART trans	mit buffer i	s empty				
Capture Mode 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare Mode 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM Mode Unused in this mode bit 1: TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred bit 0: TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow		1 = The SS vice routing SPI A transmiss i ² C Slave A transmiss i ² C Master A transmiss The initiate The initiate The initiate A start conductor of the start conductor of the specific start conductor of the stop conductor of the start conductor of the sta	P interrupt The con- sion/recept sion/recept d start con- d restart co- d acknowle dition occu- interrupt	t condition ditions that tion has tak dition was dition was andition was adge condit med while t condition h	has occurred will set this ten place. The place completed to complete the completed by the SSP modes occurred	d, and must be bit are: by the SSP me by the SSP me by the SSP me by the SSP the by the dule was idle dule was idle dule was idle was idle was idle the was idle	odule. odule. module. e SSP modu (Multimaste	ıle. ər system).	ofore returning from the interrupt ser-
1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred bit 0: TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow		Capture Mo 1 = A TMR 0 = No TMI Compare No 1 = A TMR 0 = No TMI PWM Mode Unused in t	ode 1 register o R1 register Mode 1 register o R1 register e this mode	capture occ capture occ compare m	ourred (must courred atch occurre natch occurr	ed (must be c red		îtware)	
1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow	bit 1:	1 = TMR2 t	o PR2 mat	ch occure	d (must be o		tware)		
	bit 0:	1. = TMR1 r	egister ove	rflowed (m	ust be clear	red in softwar	e)		
	Note 1:					maintain this	bit clear.		

3.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PlCmicro™ Mid-Range Reference Manual, (DS33023).

3.1 PORTA and the TRISA Register

PORTA is a 6-bit wide bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (=1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISA bit (=0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the TimerO module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schrnitt Trigger input and an open drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register 1).

Note: On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 3-1: INITIALIZING PORTA

```
BCF
        STATUS, RPO
BCF
        STATUS, RPI
                       ; Banko
                       ; Initialize PORTA by
CLRF
        PORTA
                       ; clearing output
                       ; data latches
                       ; Select Bank 1
PSF
        STATUE, RPO
MOVLW
        0x06
                       ; Configure all pins
MOVWE
        ADCOMI
                       ; as digital inputs
MOVLW
        OXCF
                        Value used to
                        initialize data
                       ; direction
MOVWE
        TRISA
                       ; Set RA<3:0> as inputs
                       ; RA<5:4> as outputs
                        TRISAx7.6> are always
                       ; read as '0'.
```

FIGURE 3-1: BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS





FIGURE 3-2: BLOCK DIAGRAM OF RA4/ TOCKI PIN




3.2 PORTB and the TRISB Register

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (=1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISB bit (=0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Three pins of PORTB are multiplexed with the Low Voltage Programming function; RB3/PGM, RB6/PGC and RB7/PGD. The alternate functions of these pins are described in the Special Features Section.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by dearing bit RBPU (OPTION_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

FIGURE 3-3: BLOCK DIAGRAM OF RB3:RB0 PINS



Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.


The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

This interrupt on mismatch feature, together with software configureable pull-ups on these four pins, allow easy interface to a keypad and make it possible for wake-up on key-depression. Refer to the Embedded Control Handbook, "Implementing Wake-Up on Key Stroke" (AN552).

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION_REG<6>).

RB0/INT is discussed in detail in Section 12.10.1.

FIGURE 3-4: BLOCK DIAGRAM OF RB7:RB4 PINS



Note: When using Low Voltage ICSP Programming (LVP) and the pull-ups on PORTB are enabled, bit 3 in the TRISB register must be cleared to disable the pull-up on RB3 and ensure the proper operation of the device.

PIC16F87X

3.5 PORTE and TRISE Register

This section is not applicable to the PIC16F873 or PIC16F876.

PORTE has three pins, REO/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7, which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs). Ensure ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.


Register 3-1 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins are multiplexed with analog inputs. When selected as an analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note: On a Power-on Reset, these pins are configured as analog inputs.

FIGURE 3-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)



REGISTER 3-1: TRISE REGISTER (ADDRESS 89h)

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	
IBF	OBF	IBOV	PSPMODE		bit2	bit1	bitO	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n= Value at POR reset
	Parallel S	Slave Port	Status/Conti	ol Bits				
bit 7:	IBF: Input	Buffer Full	Status bit					
			received and is	waiting to be	e read by th	e CPU		
		rd has beer						
bit 6:	1 = The ou	tput buffer :	ull Status bit still holds a prev has been read	iously writte	on word			
bit 5:		•	erflow Detect bi	fin micropo	ocessor mo	deì		
	1 = A write		vhen a previous				ust be cleare	ed in software)
bit 4:			lave Port Mode	Select bit				
		el slave port						
		al purpose						
bit 3:	-	ented: Rea						
)ata Direc		_				
bit 2:		tion Contro	l bit for pin RE2	CS/AN7				
	1 = Input 0 = Output	,						
bit 1:	•		l bit for pin RE1	M/D/A NB				
w. I.	1 = Input	acii Corii U	restron but ive i	** W/ 1 1 1 1				
	ា = Output	t						
bit 0:	Bit0: Direc	tion Contro	l bit for pin REO	RD/AN5				
	 1 = Input 							

4.0 DATA EEPROM AND FLASH PROGRAM MEMORY

The Data EEPROM and FLASH Program. Memory are readable and writable during normal operation over the entire Voo range. A bulk erase operation may not be issued from user code (which includes removing code protection). The data memory is not directly mapped in the register file space. Instead it is indirectly addressed through the Special Function Registers (SFR).

There are six SFRs used to read and write the program and data EEPROM memory. These registers are:

- EECON1
- FECON2
- EEDATA
- EEDATH
- EEADR
- EEADRH

The EEPROM data memory allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. The registers EEDATH and EEADRH are not used for data EEPROM access. These devices have up to 256 bytes of data EEPROM with an address range from 0h to FFh.

The EEPROM data memory is rated for high erase/ write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip-to-chip. Please refer to the specifications for exact limits.

The program memory allows word reads and writes. Program memory access allows for checksum calculation and calibration table storage. A byte or word write automatically erases the location and writes the new data (crase before write). Writing to program memory will cease operation until the write is complete. The program memory cannot be accessed during the write, therefore code cannot execute. During the write operation, the oscillator continues to clock the peripherals, and therefore they continue to operate, interrupt events will be detected and essentially "queued" until the write is completed. When the write completes, the next instruction in the pipetine is executed and the branch to the interrupt vector address will occur.

When interfacing to the program memory block, the EEDATH:EEDATA registers form a two byte word, which holds the 14-bit data for read/write. The EEADRH:EEADR registers form a two byte word, which holds the 13-bit address of the EEPROM location being accessed. These devices can have up to 8K words of program EEPROM with an address range from 0h to 3FFFh. The unused upper bits in both the EEDATH and EEDATA registers all read as "0's".

The value written to program memory does not need to be a valid instruction. Therefore, up to 14-bit numbers can be stored in memory for use as calibration parameters, sertal numbers, packed 7-bit ASCII, etc. Executing a program memory location containing data that forms an invalid instruction results in a non.

4.1 EEADR

The address registers can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 8K words of program FLASH.

When selecting a program address value, the MSByte of the address is written to the EEADRH register and the LSByte is written to the EEADR register. When selecting a data address value, only the LSByte of the address is written to the EEADR register.

On the PIC16F873/874 devices with 128 bytes of EEPROM, the MSbit of the EEADR must always be cleared to prevent inadvertent access to the wrong location. This also applies to the program memory. The upper MSbits of EEADRH must always be clear.

4.2 <u>EECON1 and EECON2 Registers</u>

EECON1 is the control register for memory accesses. EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write sequence.

Control bit EEPGD determines if the access will be a program or a data memory access. When clear, any subsequent operations will operate on the data memory. When set, any subsequent operations will operate on the program memory.

Control bits RD and WR initiate read and write operations, respectively. These bits cannot be cleared, only set, in software. They are cleared in handware at the completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR reset or a WDT time-out reset during normal operation. In these situations, following reset, the user can check the WRERR bit and rewrite the location. The value of the data and address registers and the EEPGD bit remains unchanged.

Interrupt flag bit EEIF, in the PIR2 register, its set when write is complete. It must be cleared in software.

4.8 Protection Against Spurious Write

4.6.1 EEPROM DATA MEMORY

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, the WREN bit is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch, or software malfunction.

4.8.2 PROGRAM FLASH MEMORY

To protect against spurious writes to FLASH program memory, the WRT bit in the configuration word may be programmed to 'O' to prevent writes. The write initiale sequence must also be followed. WRT and the configuration word cannot be programmed by user code, only through the use of an external programmer.

4.9 Operation during Code Protect

Each reprogrammable memory block has its own code protect mechanism. External Read and Write operations are disabled if either of these mechanisms are enabled.

4.9.1 DATA EEPROM MEMORY

The microcontroller itself can both read and write to the internal Data EEPROM, regardless of the state of the code protect configuration bit.

4.9.2 PROGRAM FLASH MEMORY

The microcontroller can read and execute instructions out of the internal FLASH program memory, regardless of the state of the code protect configuration bits. However the WRT configuration bit and the code protect bits have different effects on writing to program memory. Table 4-1 shows the various configurations and status of reads and writes. To erase the WRT or code protection bits in the configuration word requires that the device be fully erased.

TABLE 4-1: READ/WRITE STATE OF INTERNAL FLASH PROGRAM MEMORY

Con	figuration	Bits		Internal	Internal		
CP1	CP0	WRT	Memory Location	Read	Write	ICSP Read	ICSP Write
D	a	x	All program memory	Yes	No	No	No
D	1.	0	Unprotected areas	Yes	No	Yes	No
D	1	O	Protected areas	Yes	No	No	No
D	1.	ı	Unprotected areas	Yes	Yes	Yes	No
D	1.	1	Protected areas	Yes	No	No	No
1.	0	0	Unprotected areas	Yes	No	Yes	No
1.	0	0	Protected areas	Yes	No	No	No
1.	0	1	Unprotected areas	Yes	Yes	Yes	No
1.	0	ı	Protected areas	Yes	No	No	No
1.	1	0	All program memory	Yes	No	Yes	Yes
1.	1	1	All program memory	Yes	Yes	Yes	Yes

TABLE 4-2: REGISTERS ASSOCIATED WITH DATA EEPROM/PROGRAM FLASH

Address	Namo	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	Value on: POR, BOR	Value on all other resets
08h, 98h, 106h, 198h	INTCON	GIE	PEIE	TOIE	INTE	RBE	TUF	INTF	REUF	0000 000x	0000 0000
100h	EEADR	EEFROM:	address reg	ister						ACTRICACIÓN DO SOURCIAS	unanani kinyeni
1DFh	EEADRH	*****	*****		EEFROM	actoriess high	1			MAKEN EXKIN	taranana tereraka
10Ch	EEDATA	EE PROMIC	data resiste	,						MMXX XXXX	12141211 7000061
1DEh	EEDATH			EEPROM	dala resista	r hìgh				MAXX XXXX	12747414 (214124
18Ch	EECON1	EEPGO	****		_	WRERR	WREN	WR.	RD	26.44 × 2600	* 4500
180h	EECON2	EE PROM (control rests	ter2 (not a p	ohysical res	isier)			·		
aph	PIE2		(1)	~~~	EEE	BCUE			CCP2/E	~2 ×0 D- ×0	~x ~0 80
abh	PIR2		(1)		EEF	BCLF			COPRE	~ 2 ~ 8 - 5 ~ ~ 6>	~r ~ 6 8 ~ ~ 6

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented read as '0'. Shaded cells are not used during FLASH' EEPROM access.

Note 1: These bits are reserved; always maintain these bits clear.

5.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- · 8-bit software programmable prescaler
- · Internal or external clock select
- · Interruption overflow from FFh to 00h
- · Edge select for external clock

Figure 5-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Additional information on the TimerO module is available in the PiCmicro[™] Mid-Range MCU Family Reference Manual (DS33023).

Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMRO register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMRO register.


Counter mode is selected by setting bit TOCS (OPTION_REG<5>). In counter mode, Timer0 will increment either on every rising or talling edge of pin RA4/TOCKI. The incrementing edge is determined by the Timer0 Source Edge Select bit TOSE (OPTION_REG<4>). Clearing bit TOSE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 5.2.

The prescaler is multially exclusively shared between the TimerO module and the watchdog timer. The prescaler is not readable or writable. Section 5.3 details the operation of the prescaler.

5.1 <u>Timer0 Interrupt</u>

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to C0h. This overflow sets bit T0iF (INTCON<2>). The interrupt can be masked by clearing bit T0iE (INTCON<5>). Bit T0iF must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP since the timer is shuf off during SLEEP.

FIGURE 5-1: BLOCK DIAGRAM OF THE TIMER@WDT PRESCALER



© 1999 Microchip Technology Inc.

DS30292B-page 47

PIC16F87X

5.2 <u>Using Timer0 with an External Clock</u>

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of TOCKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for TOCKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

5.3 <u>Prescaler</u>

There is only one prescaler available, which is mutually exclusively shared between the Timero module and the watchdog timer. A prescaler assignment for the Timero

module means that there is no prescaler for the watchdog timer, and vice-versa. This prescaler is not readable or writable (see Figure 5-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timero module, all instructions writing to the TMRO register (e.g. CLRF1, MOVKF1, BSF1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0, when the prescaler is assigned to Timer0, will clear the prescaler count, but will not change the prescaler assignment.

REGISTER 5-1: OPTION_REG REGISTER

RM-1	R/W-1		R/W-1	R/W-1	RAW-1	R/W-1	RAW-1	
RBPU	INTED	G TOCS	TOSE	PSA	PS2	PS1	PS0	R = Readable bit
bit 7		•	•				bito	W = Writable bit U = Unimplemented bit, read as 0 - n = Value at POR reset
bit 7:	RBPU							
bit 6:	INTEDG							
bit 5:	ı - Transl	IRO Clock So tion on TOCK al instruction	l pin)			
bit.4:	ı – Incren	R0 Source E nent on high- nent on low-tr	lo-low trans	ition on To				
bit 3:	1 - Presc	scaler Assign aler is assign aler is assign	ed to the Wi		ule .			
bit 2-0:	PS2:PS0:	Prescaler Ra	ale Select bi	ts				
	Bit Value	TMR0 Rate	WDT Rate					
	000 001 010 011 100 101 110	1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128 1 : 256	1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128					

te: To avoid an unintended device RESET, the instruction sequence shown in the Pi Criticro™ Mid-Range MCU Family Reference Manual (DS33023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

REGISTER 9-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS: 94h)

		·						X E
RAY-D	RAV-0	R-0	R-0	R-0	R-0	R-0	R-0	
SMP	CKE	D/Δ	р	S	R 777	UA	BF	R = Readable bit
bì7	J.						bil0	W = Writetic bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bà 7:	SPIMa 1 = Inp 0 = Inp SPISIa SMP m In PC n 1 = Slav	ut data san <u>we Mode</u> iust be clea <u>naster or si</u> wrate contr	npled at min red when 3 a <u>we mode:</u> rol disabled	for standard	put time output time n stave mode I speed mode ed mode (400		d 1 MHz)	
bit 6:	SPI M CKP = 1 = Tran 0 = Tran CKP = 1 = Dat 0 = Dat In PC L 1 = Inp	ods: 0 rismit happ 1 ta transmitt la transmitt laster or S ut levels co	ens on tran ens on tran ed on falling ed on rising lawe Mode:	sistion from sistion from godge of SC godge of SC WBUS spac		tate to idle d	ock state	
bit 5:	1 ≈ Indi	icates that I		o bewiepen e	r transmitted v r transmitted v			
bit 4:	P : Stop (I ² C mo 1 = Indi	bit de only. Th ication that :	isbitisdes	ared when til as been dek	ne MSSP mod acted last (this	lule is disabla	ed, SSPEN B RESET)	s cleared)
bit 3:	1 = Indi	de only. Thicates that a	is bit is dea a start bit h ot detected	as been det	ne MSSP mod acted last (this	lule is disable s bit is V on F	ed, SSPEN is RESET)	s cleared)
bit 2:	This bit the nex In FCs 1 = Res 0 = Wri In FC n 1 = Trer 0 = Trer	holds the F t start bit, s lave mode; ad te rester mod remit is in p resmit is not	RAN bit info top bit or n e: e: orogress in progress	olaCKbit.	wing tha keste			only valid from the address match to
bit 1:	UA: Up: 1 = Indi	date Addre cates that t	ss (10-bit P he user ne	C mode only	/) e the address			
bit O:	BF: Buf Receive 1 = Rec 0 = Rec Transmi 1 = Data	for Full Sta (SPI and I saive compl saive not co t (PC mock a Transmit	tus bit <u>PC modes)</u> lete, SSPEU implete, SS Lonk/) in progress	UF is full PBUF is am (does not in				

REGISTER 9-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

R/W-0	R/W-0	RWV-0	R/9V-0	RW/-0	RAY-0	RAY-0	RW-0	· · · · · · · · · · · · · · · · · · ·
WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPMO	R = Readable bit
bit7							bito	W = Writable bit U = Unimplemented bit, read as 0" - n = Value at POR reset
bit 7:	Master M 1 = A writ 0 = No co Slave Mo	e to SSPE illision <u>de:</u> BUF registi	UF was al	tlempted v			ns were not Mous word	(must be cleared in software)
bit 6:	in SPI mo 1 = A new slave mode mode the be cleare a = No ov in PC mo 1 = A byte	v byte is no de the use owerflow b d in softwa verflow ide a is receiva i (Must be	oceived who must read it is not search.	ille SSPBU I the SSPI I since ead	3UF, even th operation	if only tran n is initiate	smitting dat ed bywriting	SSPSR is lost on overflow In a, to avoid overflows. In master to the SSPBUF register. (Must specific trans-
bit 5:	in SPI mo 1 = Enabl 0 = Disab in PC mo 1 = Enabl	les serial p des serial ; de, when :	enabled, fort and co port and co enabled, fi tal port an	hese pins antigures S antigures t aese pins d acantigue	must be pi CK, SDO, hese pins must be pr es the SD/	SDI, and as I/O por operly cor and SCL	SS as the s t pins tigured as t pins as the	Input or output. ource of the serial port pins nput or output. I source of the serial port pins
bit 4:	in SPI mo 1 = idle s 0 = idle s in i ² C sla 1 = Enabl 0 = Holds in i ² C ma	tate for clo tate for clo <u>ve mode</u> :	ck is a hig ck is a low SCK releas (clock stre	h level r level se control	i to ensum	e data seti	up time)	
bit 3-0:	0001 = S 0010 = S 0011 = S 0100 = S 0101 = S 0110 = F 1000 = F 1111 = F 1111 = F	PI master PI master PI master PI master PI stave m PI stave m C stave m C stave m C stave m C firmwan C firmwan	mode, clo mode, clo mode, clo pode, clock ode, 7-bit- ode, 10-bit mode, clo e controlle e controlle	ck = Fosc. ck = Fosc. ck = Fosc. ck = Fosc. i = SCK pl address t address ck = Fosc. d master r d master r d master r	/4 /16 /54 2 coulpul/2 n. SS pin on. SS pin of / (4 * (SS) mode (slaw mode, 10-t	control ena control disa PADD+1)) e (die) t address :	abled. SS co o with start ar	an be used as 1/0 pin nd stop bit interrupts enabled and stop bit interrupts enabled.

11.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module has five inputs for the 28-pin devices and eight for the other devices.

The analog input charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation. The A/D conversion of the analog input signal results in a corresponding 10-bit digital number. The A/D module has high and low voltage reference input that is software selectable to some combination of Vob, Vsa, RA2 or RA3.

The A/D converter has a unique teature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D clock must be derived from the A/D's internal RC oscillator.

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- AD Control Register0 (ADCON0)
- A/D Control Registert (ADCON1)

The ADCOND register, shown in Register 11-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 11-2, configures the functions of the port pins. The port pins can be configured as analog linpuls (RA3 can also be the voltage reference) or as digital I/O.

Additional information on using the A/D module can be found in the PiCmicro™ Md-Range MCU Family Reference Manual (DS33023).

REGISTER 11-1: ADCON0 REGISTER (ADDRESS: 1Fh)

RAN-0	RAM40	RW-0	EWO	RAV-0	RAW-0		PS early Ps	
ADCS1	ADCSO	CHS2	CHS1	CHSO	GOVDONE	U-0	RAY-0	1 [
bit7	Aucas	Crise	Chai	CHSD	GOVDONE		bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at PCR reset
bit 7-6:	00 = F060 01 = F060 10 = F060	/2 /8 /32	Conversio					
bit 5-3:	CHS2:CH: 000 = char 001 = char 010 = char 011 = char 100 = char	S0: Analog nnel 0, (RA nnel 1, (RA nnel 2, (RA nnel 3, (RA nnel 4, (RA nnel 5, (RE nnel 6, (RE	Channel Se (0/AND) (1/AN1) (2/AN2) (3/AN3) (5/AN4) (0/AN5) ⁽¹⁾ (1/AN6) ⁽¹⁾		,			
bit 2:	FADON = 1 = A/D co	1 nversion in	ension State progress (: et in progres	sattina this !	oit starts the A/I automatically c	O convension leared by he	n) archwaine whiei	n the A/D conversion is complete)
bit 1:	Unimplem							
Li t 0:		nverter mo	dule is oper dule is shut		snues vo obeu	ating curren	ŧ	
Notes 1:	Thoma dan							

PIC16F87X

REGISTER 11-2: ADCON1 REGISTER (ADDRESS 9Fh)

Tro.	ฉบ	RAV-D	0-0	RAV-0	RAW-0	RM40	RWV-0	
ADFM	-	· ·		PCFG3	PCFG2	PCFG1	PCFG0	R = Readable bit
bit?							bitO	W = Writable bit U = Unimplemented bit, need as '0' - n = Value at POR reset

bit 7:

ADFM: A/D Result format select $1 = \text{Right Justified. 6 most significant bits of ADRESH are read as $0.00 = \text{Left Justified. 6 least significant bits of ADRESL are read as $0.000.}$

bit 6-4: Unimplemented: Read as '0'

bit 3-0: PCFG3:PCFG0: A/D Port Configuration Control bits


PCFG3: PCFG0	AN7 ⁽¹⁾ RE2	ANG ⁽¹⁾ RE1	AN5(1) R E0	AN4 RA5	AN3 RA3	AN 2 RA2	AN1 RA1	ANO RAO	VREF+	VREF-	CHAR / Refs ⁽²⁾
0000	A	Д	Α	Α	Д	A	Α	Α	Vap	Vas	870
EQ DD.	A	A	Α	Д	VREF+	Д	А	А	RAS	Vas	771
naia	ם	ם	D	А	Α	Α	Α	Α	Vap	Vss	5/0
00.11	D	D	D	A	VREF+	А	Α	А	RA3	Vas	471
01.00	D	ם	a	D	A	D	А	Α	Vap	Vss	3/0
01.01	D	D	D	D	VREF+	D	А	А	RA3	Vss	28
01.1x	ם	D	ם	D	D	D	ם	D	ממע	Vas	070
1000	A	А	Α	Д	VREF+	VREF-	Α	А	FRA3	RA2	6/2
1001	D	D	А	Д	Д	А	A	Α	aaV	Vas	670
1010	D	ם	А	A	VREF+	Α	Α	Α	RA3	Vss	5/1
1011	D	D	А	А	VREF+	VHEF-	Α	Α	RA3	RA2	472
1100	D	a	D	Α	VREF+	VREF-	Α	А	RA3	RA2	3/2
11.01.	ם	D	D	D	VREF+	VREF-	Α	Α	RA3	RA2	272
1110	ם	a	מ	Ö	D	a	D	Α	Vap	Vas ·	170
11.11	ם	D	D	a	VREF+	VREF-	D	А	RA3	RA2	1/2

A = Analog input

Note 1: These channels are not available on the 28-pin devices.
2: This column indicates the number of analog channels available as A/D inputs and the number of analog channels used as voltage reference inputs.

D = Digital I/O

FIGURE 11-1: A/D BLOCK DIAGRAM



11.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to he input channel voltage level. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDO), Figure 11-2. The maximum recommended impedance for analog sources is 10 k Ω . As the impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (charged), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 11-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, Taco, see the PiCmicro™ Mid-Range Reference Manual (DS33023).

DS302929-page 114

□ 1999 Microchip Technology Inc.

12.10 Interrupts

The PIC16F87X family has up to 14 sources of Interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits, it also has individual and global interrupt enable bits.

individual interrupt flag bits are set, regard-less of the status of their corresponding No te: mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be dis-abled through their corresponding enable bits in various registers. Includidual Interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on reset.

The "return from interrupt" Instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.


The RBOANT pin interrupt, the RB port change interrupt and the TMRO overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the spedal function registers, PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers, PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function reg-Ister INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit

FIGURE 12-9: INTERRUPT LOGIC



a 1999 Microchip Technology Inc.

DS30292B-page 131



LM78XX

Series Voltage Regulators

General Description

The LM78XX series of three terminal regulators is available with several fixed output voltages making them useful in a wide range of applications. One of these is local on card regulation, eliminating the distribution problems associated with single point regulation. The voltages available allow these regulators to be used in logic systems, instrumentation, HiFi, and other solid state electronic equipment. Although designed primarily as fixed voltage regulators these devices can be used with external components to obtain adjustable voltages and currents.

The LM78XX series is available in an aluminum TO-3 package which will allow over 1.0A load current if adequate heat sinking is provided. Current limiting is included to limit the peak output current to a safe value. Safe area protection for the output transistor is provided to limit internal power dissipation. If internal power dissipation becomes too high for the heat sinking provided, the thermal shutdown circuit takes over preventing the IC from overheating.

Considerable effort was expanded to make the LM78XX series of regulators easy to use and minimize the number of external components. It is not necessary to bypass the out-

put, although this does improve transient response. Input bypassing is needed only if the regulator is located far from the filter capacitor of the power supply.

For output voltage other than 5V, 12V and 15V the LM117 series provides an output voltage range from 1.2V to 57V.

Features


- Output current in excess of 1A
- Internal thermal overload protection
- No external components required
- Output transistor safe area protection
- Internal short circuit current limit
- Available in the aluminum TO-3 package

Voltage Range


LM7805C 5V LM7812C 12V LM7815C 15V

Connection Diagrams

Metal Can Package TO-3 (K) Aluminum



Bottom View Order Number LM7805CK, LM7812CK or LM7815CK See NS Package Number KC02A Plastic Package TO-220 (T)



Top View Order Number LM7805CT, LM7812CT or LM7815CT See NS Package Number T03B

© 2000 National Semiconductor Corporation

DS007746

www.national.com

Absolute Maximum Ratings (Note 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage

(V_o = 5V, 12V and 15V) Internal Power Dissipation (Note 1) Operating Temperature Range (T_A) 35V Internally Limited 0°C to +70°C Maximum Junction Temperature (K Package)

(T Package) Storage Temperature Range 150°C -65°C to +150°C

150°C

Lead Temperature (Soldering, 10 sec.)

TO-3 Package K 300 °C
TO-220 Package T 230 °C

Electrical Characteristics LM78XXC (Note 2)

 $0^{\circ}C \le T_{J} \le 125^{\circ}C$ unless otherwise noted.

	Unless of Outpi	ıt Voltage		I	5V		Ι	12V			15V		
	Input Voltage (un	\vdash	10V		<u> </u>	19V			Units				
Symbol	Parameter		onditions	Min	Тур	Max	Min	Тур	Max	Min	23V Typ		Omas
V _o	Output Voltage	Tj = 25°C, 5	mA ≤ l _O ≤ 1A	4.8	5	5.2	11.5	12	12.5		15	15.6	٧
		P _D ≤ 15W, 5	mAslos1A	4.75		5.25	11.4		12.6	14.25		15.75	V
		V _{MIN} ≤ V _{IN} ≤	VMAX	(7.5 ≤ V _{IN} ≤ 20)		(14	(14.5 ≤ V _{IN} ≤ 27)		(17.5 ≤ V _{IN} ≤ 30)		V		
ΔV _O	Line Regulation	l _o = 500 mA	Tj = 25°C		3	50		4	120		4	150	mV
			ΔV _{IN}	(7 ≤	V _{IN} s	25)	14.5	14.5 ≤ V _{IN} ≤ 30)			.5 ≤ V 30)	IN S	٧
			0°C ≤ Tj ≤ +125°C			50			120			150	mV
		•	ΔV _{IN}	(8 ≤ V _{IN} ≤ 20)			(15 ≤ V _{IN} ≤ 27)			(18.5 ≤ V _{IN} ≤ 30)			٧
		l _o ≤ 1A	Tj = 25°C			50			120			150	mV
			ΔV _{IN}	(7.5 ≤ V _{IN} ≤ 20)			(14.6 ≤ V _{IN} ≤ 27) 60			(17.7 ≤ V _{IN} ≤ 30)			٧
			0°C ≤ Tj ≤ +125°C										mV
			ΔV_{IN}	(8 ≤	V _{IN} ≤	12)	(16 :	≤ V _{iN} :	s 22)	(20 :	s V _{IN}	≤ 26)	ν
ΔV _O	Load Regulation	Tj = 25°C	5 mA ≤ l _o ≤ 1.5A		10	50		12	120		12	150	mV
			250 mA ≤ l _o ≤ 750 mA	25		60		75		√m			
		5 mA ≤ l _O ≤ 1A, 0°C ≤ Tj ≤ +125°C				50			120			150	mV
la	Quiescent Current	l _o ≤ 1A	Tj = 25°C			8			8		8		mA
			0°C ≤ Tj ≤ +125°C			8.5			8.5			8.5	mA
۵۱۵	Quiescent Current	5 mA క l _o క		0.5			0.5			0.5 1.0			mA
	Change	$T_j = 25^{\circ}C$, $I_0 \le 1A$ $V_{MIN} \le V_N \le V_{MAX}$				1.0			1.0		mA		
					ś V _{IN}	≤ 20)	(14.8	s V _{IN}	s 27)	(17	.9 ≤ V 30)	IN ≦	ν
		l _o ≤ 500 mA	,0°C ≤ Tj ≤ +125°C			1.0	1.0			1.0			mA
		V _{MIN} S V _M S V _{MAX}			V _{IN} ≤	25)	(14.5	s V _{IN}	چ 30) د	(17.	.5 ≤ V 30)	IN S	V
V _N	Output Noise Voltage	T _A =25°C, 1	0 Hz ≤ f ≤ 100 kHz		40			75			90		μУ
ΔV _{IN}	Ripple Rejection		$I_{\odot} \le 1A$, $Tj = 25$ °C or	62 80			55 72		54	70		₫B	
AVOUT			l _o ≤ 500 mA 0°C ≲ Tj ≤ +125°C	62			55			54			đВ
		V _{MIN} ≤ V _N ≤ V _{MAX}			V _{IN} ≤	18)	(15 :	s V _{IN} :	s 2 5)	(18	.5 ≤ V 28.5)	11.0	٧
R _o	Dropout Voltage	Tj = 25°C, lo	_{PUT} = 1A		2.0			2.0			2.0		
	Output Resistance	f = 1 kHz			8			18			19		mΩ

www.national.com

3



KA78XX/KA78XXA


3-Terminal 1A Positive Voltage Regulator

Features


- Output Current up to 1 A
- Output Voltages of 5, 6, 8, 9, 10, 12, 15, 18, 24V
- Thermal Overload Protection
- Short Circuit Protection
- · Output Transistor Safe Operating Area Protection

Description

The KA78XX/KA78XXA series of three-terminal positive regulator are available in the TO-220/D-PAK package and with several fixed output voltages, making them useful in a wide range of applications. Each type employs internal current limiting, thermal shut down and safe operating area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over IA output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.



Internal Block Digram



Rev. 1.0.0

©2001 Fairchild Semiconductor Corporation

REFERENCES

BOOKS:

- 1. Electrical and Electronics Measurement and Instrumentation by A.K.Shawney-Dhanpat Rai and Sons
- 2. Linear Integrated Circuits by D. Roy Choudhury & Shail Jain
- 3. Power Electronics by Muhammad H. Rashid
- 4. Power Electronics by Bhimbra

WEB ADDRESSES:

www.microchip.com

www.enercon.com

www.icmasters.com