
Micro Controller Based Timer/Counter/RPM Indicator

P-190

Project Work





1993-94

Submitted by

PARIMALAM L.

AJISH S.

ARUNACHALAM S.

Under the Guidance of Dr. K. A. PALANISWAMY, Ph.D.,

IN PARTIAL FULFILMENT OF THE REQUIREMENTS
FOR THE AWARD OF THE DEGREE OF

BACHELOR OF ENGINEERING

IN ELECTRICAL AND ELECTRONICS ENGINEERING OF THE BHARATHIAR UNIVERSITY, COIMBATORE

Department of Electrical and Electronics Engineering Kumaraguru College of Technology Coimbatore - 641 006

Department of Electrical and Electronics Engineering Kumaraguru College of Technology

Loimbatore - 641 006

CERTIFIC ATE

Name	Roll No	
Universit	y Register No	
This	is to certify that the Project work	
MICRO CONTROLLI	ER BASED TIMER/COUNTER/RPM INDICATOR	
is	a bonafide work carried out by	
Mr	PARIMALAM S. MITCH I AROVALGA COL	
Bachelor of Engine Branch o	of the requirements for the award of the degree of earing in Electrical and Electronics Engineering f the Bharathiar University Coimbatore ing the academic year 1993–94	
Dale: K.A. PALANIANANAN A F.M. Son Guide Mario M. Son Brother Company and Submitted for the Unit Cosmbatore 641 000	Parket in the second of the se	
Internal Examine	r External Examiner	


ACKNOWLEDGMENT

We express our deep sense of gratitude to Dr.K.A. PALANISWAMY, B.E., M.Sc.(ENGG.)., Ph.D., M.I.S.T.E., F.I.E., Professor and Head of the Department of Electrical and Electronics Engineering for his valuable guidance, encouragement, advice and suggestions in completing this project successfully.

We sincerely thank our Principal Dr.S. SUBRAMANIAM, Ph.D., for providing the facilities to carry out the project in the college.

We also wish to convey our sincere thanks to all the members of staff of the Electrical and Electronics . Engineering Department for their kind help in completing this project.

We also extend our sincere thanks to the faculty members of the Department of Electronics and communication Engineering for their whole-hearted co-operation by providing instruments for the testing purpose of this project.




SYNOPSIS

In this project it is proposed to design and fabricate, a programmable timer/counter/rpm Indicator. A universal microcontroller 8048 is used as the processor which controls multifunctions. The unit is very handy and can be used in a process industry for timing applications and counting.

This project is more suitable for a cement industry with vapper motor control and timer for dedusting of electrostatic precipitator plates in pollution control.

The test results are presented in this report.




Contents

CONTENTS

СНАРТЕ	ER	PAGE NO
	CERTIFICATE	(i)
	ACKNOWLEDGMENT	(ii)
	SYNOPSIS	(iii)
	CONTENTS	
I	INTRODUCTION	1
II	SYSTEM BLOCK DIAGRAM	3
	2.1 CONTROLLER	3
	2.2 DISPLAY / KEY STRUCTURE	3
	2.3 OUTPUT SECTION	4
	2.4 INPUT SENSOR	4
III	DESIGN OF SYSTEM HARDWARE	6
	3.1 INTRODUCTION	6
	3.2 DISPLAY UNIT	6
	3.3 SYSTEM HARDWARE	7
	3.3.1 CONTROLLER SECTION	7
	3.3.2 DISPLAY SECTION	8
	3.3.3 KEYS SECTION	9
	3.3.4 OUTPUT SECTION	10
	3.3.5 SENSOR INPUT SECTION	10

	3.4	DESIGN OF HARDWARE	10
	3.4.1	DESIGN OF RESISTANCES FOR THE SEGMENTS	10
		R01 TO R0S	
	3.4.2	SELECTION OF BASE RESISTANCE	11
	3.4.3	DESIGN OF RC FILTER	11
	3.4.4	SELECTION OF R20 - R28	12
	3.5	WORKING OF THE HARDWARE	12
	3.5.1	WORKING OF CPU	13
	3.5.2	WORKING OF KEYS	13
	3.5.3	WORKING OF DISPLAY	13
	3.5.4	WORKING OF THE OUTPUT SECTION	14
	3.5.5	WORKING OF THE INPUT SECTION	14
IV	MODES	OF OPERATION	15
	4.1	MODE 0	15
	4.2	MODE 1	16
	4.3	MODE 2	16
	4.4	MODE 3	16
	4.5	MODE 4	17
	4.6	MODE 5	17
	4.7	MODE 6	17
	4.8	MODE 7	18
	4.9	MODE 8	18
	4.10	MODE 9	19

V	MICRO	CONTROLLER 8748	20
	5.1	INTRODUCTION	20
	5.2	ARCHITECTURE OF 8748	21.
	5.3	PROGRAM MEMORY	22
	5.4	PROGRAMMING THE 8748	33
VI	SOFTW	JARE	44
	FLOWC	CHART	47
	SOFTW	ARE LISTING	59
VII	TESTI	ING	67
	7.1	TESTING OF THE MAIN BOARD	67
	7.2	TESTING DISPLAY SECTION	67
	7.3	COUNTER MODE	68
	7.4	RPM MODE	68
	7.5	TIMER MODE	68
VIII	CONCL	USION	69
	REFER	ENCE	70
	APPEN	IDIX	71



Introduction

CHAPTER I

INTRODUCTION


The heart of the process industry is the control applications. Any control application is based on a time slot. For example in a temperature control furnace the output of the controller goes active only after a desired time. Thus the timer places a very important role in a control processor.

Nowadays many industries adapt multioutput, PLC's (Programmable Logic Controller) which has also got a built in multioutput timers. But like a cement industry there may be many number of timers required which may be insufficient and very far from the control room. Thus a purely isolated multioutput timer is designed in one project.

There may be only one output with a particular time in an ordinary timer. But using the controller will provide a program based unit i.e., the user can have in any option without increase the cost of course with his brain.

The project also includes an even counter which may be up and down which is also used in the level finding in process Counters are used in a wide variety of counting application in scientific instruments, industrial controls, computers and communication equipments. The basic function of counter is to 'memorize' how many clock pulses have been applied to the input; hence in the most basic sense counters are memory systems. They are used for counting pulses, equipment operation sequencing, frequency division mathematical manipulation. Because of the wide range application for counters, as well as their large demand. manufacturers offer a wide selection of off-the-shelf counter circuits, differing in complexity, functional, versatility, speed, power and cost. This type of counter can also be made to count in either the forward or reverse direction.

In addition to the above features this unit can also indicate the rpm of a given motor or of any rotating device.



CHAPTER II

SYSTEM BLOCK DIAGRAM

Fig. 2.1 gives a block diagram of the microcontroller based Timer / counter / rpm Indicator. The various unity shown in the block diagram are described in this chapter.

2.1 CONTROLLER

The controller is the heart of the project. An 8 bit controller is found suitable and is used for our project. The EPROM version of the 8048 family and saves a lot of 8748. The controller controls external hardware of all other associatries. Like key / display and Input - Output structures. This controller has a built in CPU, 64 bytes of RAM and IKB of EPROM.

2.2 DISPLAY / KEY STRUCTURE

This gives the visual indication of what the unit does. The display unit is a common anode 4 digit seven segment unit which is driven by transistors. The display board has five switches which are used for the user operation. Like programming stopping and starting.

2.3 OUTPUT SECTION

The output section is the periphery of the unit. This consists of driving transistors and indicating LED's. The glowing of the LED indicates that the output is active.

These transistor / LED are driver by a buffer. The Buffer is a protective device used in interfacing. The output of the output board are connected to the target that is the device to be controlled.

2.4 SENSOR

For the counting operation and the rpm indication, the signals are obtained by the defecting devices called as sensors. A sensor is a transducer. A proximity sensor is used in our project.

SYSTEM BLOCK DIAGRAM





Fig-2-1



CHAPTER III

DESIGN OF SYSTEM HARDWARE

3.1 INTRODUCTION

The detailed block diagram of the micro controller is shown in Fig. A.1.3. The design of system Hardware using the microcontroller is discussed in this chapter.

The SS (Pin 5), Vcc (Pin 26) and Vdd (Pin 40) are connected to the +5v DC supply. Pin 20 is connected to ground. The system controller clock is generated by means of a 6 MHz crystal connected between pin 2 (XTAL1) and pin 3 (XTAL2).

Port 2 pins 2.0 to 2.4 are used for display and port 1 pins 1.5 to 1.7 are connected to the fact keys which is used when various modes are selected.

3.2 DISPLAY UNIT

The type of display used in this timer / counter / rpm indicator is a common anode seven-segment LED display. The display unit has four digits.

Port 1.0 pin is connected to the least significant digit while port 1.4 is connected to the fifth key and 1.0, 1.2, 1.3, 1.4 are connected to the corresponding keys.

All the anodes of the four seven segment LED's are tied to a 5V supply through PNP transistors (2N2907A) which acts as a switch.

3.3 SYSTEM HARDWARE

The system hardware can be divided into the following categories.

- 1. CONTROLLER SECTION
- 2. DISPLAY SECTION
- 3. KEYS SECTION
- 4. OUTPUT SECTION
- 5. SENSOR INPUT SECTION

3.3.1 CONTROLLER SECTION

The heart of the hardware is the controller part. The internal structure of 8748 is described in Appendix A. In this the bi-directional bus DBO to DB3 is used for selecting the digits for the display. Proper data on this bus will select or switch on the particular transistor to enable the common anode of the display.

The port 1 Pl0 to Pl7 are used as outputs. These will send the seven segment code to the display. The port pins Pl.0 to Pl.4 are used as inputs to sense the status of the keys. Since Pl.0 to Pl.4 act both as input and output, there should be a latch to separate them avoiding both getting clashed i.e., Pl.0 to Pl.4 should not act as input and output at a time.

The RD signal is used to strobe the latch. DB4 pin is used to enable the keys. A decoupling capacitor is used to filter the noise between the VCC and ground pin of the processor. The reset pin is provided with power on reset facility. Tl pin is used for counting the pulses. A crystal serves as the time base.

As the interrupt is not needed it is pulled high.

3.3.2 DISPLAY SECTION

A four digit common anode seven segment display is used. The common anode of each digit is connected to the output of transistor. The action of display is in the multiplexed form. The seven segments are derived from the outputs of the latch. For each segment a current limiting resistor of 100 ohms is provided.

3.3.3 KEYS SECTION

There are five keys used in this project. The closure of a key is sensed by the port pins Pl.0 to Pl.4. Each key has a defined function. The keys provided are of push button type. The keys used here are tact keys which are widely used for electronic devices. The key structures are programmed as follows

Kl Key

PROGRAM MODE	NEXT PARAMETER	UP	DOWN	RESET
RUN MODE	NEXT MODE	START	STOP	CONTINUE

The key Kl is used, to toggle between program mode / run mode. The functions of keys Kl, K2, K3, K4 and K5 are described below.

Key	Program mode	Run mode
К2	It jumps to ask the next	It jumps to the next mode.
	parameter.	
К3	It just increments the	It starts the unit
	value	
K4	It just decrement the	It stops the unit
	value	
К5	It resets the process	It continues from the stop
		position.

3.3.4 OUTPUT SECTION

In this section the transistors drives the target devices according to the data given to its input. The NPN transistors are used for this purpose. The input to the transistor are given from port 2 of microcontroller through base current limiting resistors. The output indication is through the light emitting diodes.

3.3.5 SENSOR INPUT SECTION

During the counting and rpm indication the pulses from the sensor has to be filtered from noise. For this an RC filter is used. The zener diode will act as a high spike suppressing device.

3.4 DESIGN OF HARDWARE

3.4.1 DESIGN OF RESISTANCES FOR THE SEGMENTS ROL TO RO8.

Maximum current for each segment is 20mA. Since the output voltage Vg is 5V,

$$R = \frac{5V}{60mA} = 300 \text{ ohms}$$

Therefore a value of 300 ohms is chosen for the segments R01 to R08.

3.4.2 SELECTION OF BASE RESISTANCE

The required value of the base resistance Rb is given by

Since the voltage VBE across the forward biased junction is approximately 0.2V for a germanium transistor and 0.6V for a silicon transistor. The equation (3.1) is approximated as

The selected base current is 1.85 mA. So Rb is approximately 2.7 Kilo ohms.

3.4.3 DESIGN OF RC FILTER

The noise is maximum usually in an automobile during spark-ignition. Taking this worst condition, the pulse width of the noise will not be greater than 50 to 80 microseconds.

Therefore, if
$$R = 10K$$

$$C = 0.1 \text{ micro Farad}$$

$$RC = 10 \times 0.1 \times 10 \times 10$$

$$= 1 \text{ millisecond}$$

Then RC >> 80 microseconds. So select R = 10K and C = 0.1 micro Farad.

3.4.4 SELECTION R20 - R28

The collector current IC flowing through the resistor RC is given by

Neglecting VCE(sat) [since VCE(sat) <<< VCC]</pre>

The collector current IC = VCC / RC
$$----$$
 (3.4)

Taking the maximum collector current IC = 10 mA,

$$RC = VCC / IC = 5 / (10 \times 10) = 500 \text{ ohms}$$

so lK is selected for RC for better protection.

3.5 WORKING OF THE HARDWARE

The working of the hardware can be divided into the following categories.

- 1. Working of CPU
- 2. Working of keys
- 3. Working of display
- 4. Working of input section
- 5. Working of output section

3.5.1 WORKING OF CPU

The CPU has the main role in working of the unit. The working of the unit is completely controlled by the software. DBO to DB3 scans the display transistor so as to multiplex the digits. The seven segment data which is to be displayed on the digits are latched to the port 1 with the help of an 8 bit latch 74HC373. To latch, a strobe is necessary, by using a proper command a RD signal is generated. DB4 is made low whenever it has to be disabled.

Depending upon the mode of operation, the data are put out through port 2 to the output board.

3.5.2 WORKING OF KEYS

The common end of keys are connected to the enable pin of the CPU i.e., DB4. When DB4 is in mode 0, if any key is closed the particular diode will be forward biased and it conducts and the particular port pin goes low. By taking this key data inside the key proper action is taken.

3.5.3 WORKING OF THE DISPLAY

The display unit is multiplexed. The scanned outputs from DBO to DB3 will select the transistor in a sequence.


This results in selecting the digits in sequence. First the digit is selected and then the seven segment data is latched into the latch. Thus, we get the number of the digit displayed. The RD is generated by executing any MOV X instruction. The digit selecting transistors are PNP transistor. Here we use 2N2907A transistors.

3.5.4 WORKING OF THE OUTPUT SECTION

Whenever a high signal is given to the base of the NPN transistor, the transistor goes to the ON state and the LED glows. Instead of a LED, if a relay is given, the relay gets energized and the output is activated. Depending on the mode of operation the outputs are made to energize.

3.5.5 WORKING OF THE INPUT SECTION

Whenever a magnetic substance comes very near to the proximity switch, the proximity switch will produce a pulse. That pulse is filtered and shaped into a pulse by using a schmitt trigger or a transistor and then it is given to the Tl input of the controller. The processor then accepts this pulse and then counts with the help of the software.



Modes of operation

CHAPTER IV

MODES OF OPERATION

The following are the modes of operation of this unit.

4.1 MODE 0

MODE 0 is single cycle mode i.e., the operation of output is confined only for one cycle. Here the output is energized in a sequence starting from the zeroth output to the last output. The number of outputs are 8. In this mode whenever one output is enabled the previous is cleared. The ON time of the output is equal to the time delay between two outputs.

Thus we can say the output will be energized after 8 times the delay between each output.

In this mode once the cycle is overall the outputs are disabled. After the mode is selected the start key has to be pressed. Once the complete cycle is over the cycle can be repeated again by pressing the continue key.

If the output has to be disabled in between the cycle, stop key can used and continue key to continue operation.

4.2 MODE 1

MODE 1 is a multicycle mode. The operation of this is also similar to that of MODE 0. Once the MODE 1 is selected, it waits for the start key. After pressing the start key the operation starts. During every enabling output, the previous output is cleared. But after finishing one cycle, it again repeats automatically. Here also stop and continue can be used to interrupt the operation.

4.3 MODE 2

MODE 2 is resumed output mode. In this mode of operation the cycle is repeated as per MODE 1. As the start key is pressed the outputs energize in a sequence. But the previous output DOES NOT CLEAR i.e., a Johnson counter action takes place. Stop and continue operations are similar as in other modes.

4.4 MODE 3

MODE 3 is all similar mode. Sometime the same timing has to be provided for many outputs more than 10 or 12. Thus one output cannot be used to all the loads due to port loading problem. Hence all the outputs are made high at a time and low at a time. The rest of the operations are similar to the other modes.

4.5 MODE 4

MODE 4 is manual mode. This mode is also called pulsating mode. Whenever the start key is pressed the first output gets enabled. The second output can be made enable only when start key is again pressed manually. The previous output will be cleared after the next output gets enabled.

4.6 MODE 5

MODE 5 is a COUNTER mode. Unlike the above modes this is purely an input based mode i.e., the operation is dependent on the input to the controller. Here it counts the number of the pulses given to the input. The counting is in the upward fashion. The maximum count is 9999. Once the maximum count is reached, the counter gets reset itself.

4.7 MODE 6

MODE 6 is a DOWN counter mode. This mode is also an input dependent mode like MODE 5. The operation is dependent on the input to the controller. Here it counts the number of pulses given to the inputs. The counting is in the downward fashion. Once the least count 0000 is reached the counter gets reset itself.

4.8 MODE 7

MODE 7 is a up divider mode. In this mode the pulses are counted in the similar fashion to the MODE 5. But the counter increments only after the pre-scalar value is reached i.e.; every increment is nothing but the number pulses divided by the pre-scalar. The value of pre-scalar is programmable. The maximum value of the pre-scalar can be 99. But this can be extended by 9999 by slight change in software.

In this mode the maximum value to be counted will be the highest multiple of the pre-scalar i.e., lesser cr equal to 9999.


4.9 MODE 8

MODE 8 is a down divider mode. In this mode the pulses are counted in the similar fashion as in the MODE 6. But the counter decrement only after the pre-scalar value is reached i.e., the every decrement is nothing but the number of pulses/the pre-scalar. The value of the pre-scalar is programmable. The minimum value of the pre-scalar is 00.

In this mode, the minimum value to be counted will be the lowest multiple of the pre-scalar i.e., higher or equal to 0.

4.10 MODE 9

MODE 9 is the rpm indication mode. In this mode the rpm of any rotating device is displayed. The time response and the resolution depends on the number of teeth on the rotating shaft. For example, if there is only one tooth to get a resolution of one rpm, the time response will be very slow i.e., of one minute. But if there are 10 teeth the time response for the same resolution will be 10 seconds. Thus by increasing the number of teeth we can have better time response with good resolution.



CHAPTER V

MICROCONTROLLER 8748

5.1 INTRODUCTION

The heart of the energy meter is the system controllers. In order to provide room for flexibility and versatility, the use of such a system controller becomes essential. Instead of opting for a microprocessor which requires the use of additional peripheral devices like program memory, data memory, 8255 PPI etc, choice of a microcontroller is more suitable.

- . Microcontrollers are microcomputers used for dedicated applications incorporating clock, CPU, RAM, ROM, I/O ports and interrupt capability all within a single chip. Hence, the use of microcontrollers increases the efficiency, reduces overall cost, occupies less space and is more advantageous. Some of the benefits which arise from having a one-chip microcomputer are:
- Small size and power for the controller portion of an instrument.
- 2. The opportunity to identify one chip as a "kernel" for the digital portion of an instrument for self-test purpose.

3. The definition of an especially efficient instrument set, with mostly one byte instrument.

- 5.2 SELECTION OF PROCESSOR

Selection of a microcontroller well suited to our application requires a wide range of analysis of the existing microcontrollers. Intel 8048 and 8051 series, Motorolas M6801 series, the MOS Technology 370, Texas Instruments TMS 1000 Zilong's Z8 and Toshiba's OKI series are some of the microcontrollers available.

of these microcomputers are 8-bit microcomputers except TMS 1000 which has a word length of 4 bits. The Intel 8748, which is also very popular is a member of Intel series. The Intel 8051 is the latest single chip 8-bit microcomputers which has a very powerful instruction set operates with 12MHz clock. Intel 8096 series of microcomputer are 16-bit single chip microcomputers. Of C's available, the final bid was made on 8748. This microcontroller has a program memory of lk bytes and a memory of 64 bytes. It has 2 ports of 8 pins each and a bidirectional databus (8 pins). Ιt has an timer/counter also. All these options suit our requiremments In terms of cost also 8748 is the most economical processor of all other controllers and hence chosen.

5.3 ARCHITECTURE OF 8748

Intel single chip C 8748 is pin compatible with 8048 which is considered to be the head of Intel's-MCS-48 family of UCs. The instruction set for both of them are same.

8748 is provided with a 8 bit CPU, 1K * 8 ROM program memory, 64 * 8 RAM data memory, 27 I/O lines and an 8-bit timer/event counter. The main advantage is that either the capacity of program memory of data memory or even both can be expanded by connecting memory chips externally.

ARCHITECTURE

ARITHMETIC SECTION

The arithmetic section of the processor contains the basic data manipulation function of the 8748 and can be divided into the following blocks:

- 1. Arithmetic Logic unit
- 2. Accumulator
- 3. Carry flag
- 4. Instruction decoder.

INSTRUCTION DECODER

The operation code portion of each program instruction is stored in the instruction decoder and converted to outputs which control the function of each of the blocks of the Arithmetic section. There lines control the source of data and the destination register as well as the function performed in the ALU.

ALU

The ALU accepts 8-bit data words from one or two sources and generally an 8-bit result under control of the instruction decoder. The ALU can perform functions like Add with or without carry, AND, OR, EX-OR, Increment / Decrement, Bit complement, Rotate left, right, swap nibbles BCD decimal adjust etc. If the operation performed by the ALU results is a value represented by more than 8-bits, a carry flag is set in the program status word.

ACCUMULATOR

Accumulator is the single most important data register in the processor, being one of the sources of input to the ALU and often the destination of the result of operations performed in the ALU. Data to and from I/O ports and memory also normally passes through the accumulator.

PROGRAM MEMORY

Resident program memory consists of 1024, 2048 & 4096 words eight bits wide which are addressed by the program counter. In the 8748 this memory is user programmable and erasable EPROM. There are three locations in program memory of special importance. They are:

- 1. Location 0: Activating the reset line of the processor causes the first instruction to be fetched from location 0.
- 2. Location 3: Activating the interrupt input line of the processor causes a jump to subroutine at location3.
- 3. Location 7: A timer/ counter interrupt resulting from timer / counter overflow causes a jump to subroutine at location 7.

Therefore the first instruction to be executed after initialization is stored is location 0, the first word of the interrupt service subroutine is stored in location 3 and the first word of a timer / counter service routine is stored in location 7.

Program memory can also be used to store constants as well as program instructions. The program memory map has been shown in Appendix B.

DATA MEMORY

Resident data memory is organized as 64 words 8-bit wide. All locations are indirectly addressable through either of RAM the pointer registers which reside at address 0 and 1 of the register array. In addition as shown in the diagram the first eight locations of the register array are designated as the working register and are directly addressable by several instructions. Since these registers are easily addressed they are used mostly to store more frequently accessed intermediate results.

By executing a register bank switch instruction (SELRB) loc 24-31 over designated as working registers in place of loc 0-7 and are then directly addressable. This second bank of registers may be used as an extension of the first bank or unserved for use during interrupt service subroutines allowing the registers of bank or unserved for use during interrupt service subroutines allowing the registers of bank or unserved by a bank 0 used in the main program to be instantly saved by a bank switch. Registers RO & Rl are a part of the working register array, bank switching effectively creates two more pointer registers which along with RO &Rl can be effectively used to access up to four separate working areas in RAM at a time.

RAM locations (8-23) also serve a dual role in that they contain the program counter stack. There locations are addressed by the stack pointer as well as by the pointers RO and Rl. The data memory map has been shown in Appendix B.

INPUT / OUTPUT

It has got 27 lines which can be used for input or output functions. These lines are grouped as 3 ports of 8 lines. These serve as either I/P< O/P or bi-directional ports and 3 test I/Ps which can alter the program sequences when listed by conditional jump instruction.

Ports 1 and 2 are each 8-bit wide and have identical characteristics. As input ports these are non-latching i.e., inputs must be present until read by an input instruction. The lines of port 1 and 2 are called quasi-directional because of a special output circuit structures which allows each lines to serve as an I/P< O/P or both, even though O/Ps are statically latched. Each lines is continuously pulled up to Vcc through a resistive device of relatively high impedance.

It is important to note that the ORL and ANL are read / write operations. When executed, the C "reads" the port, modifies the data according to the instructions, then

"writes" the data back into the port. The "writing" enables the low impedance pull-up momentarily again even if the data was unchanged from a "l". This specifically applies to configuration that have inputs and l outputs mixed together on the same port.

BUS

Bus is also an 8-bit port which is a true bi-directional port with associated input and output strobes. If the bi-directional feature is not needed, bus can serve as either a statically lathed output port or non-latching input port. I/P and O/P lines on this port cannot be mixed however.

As static port, data is written and latched using the OUTL instruction and inputted using the INS inst. The INS and OUTL unit generate pulses on the corresponding RD and WR output strobe lines, however, in the static port mode they are generally not used. As a bi-directional port the MOVX instructions are used to read and write port. A write to the port generates a pulse on the WR output line and output data generates a pulse on the RD output line and input data must be valid at the trailing edge of RD. When not being written or read, the BUS lines are in a high impedance state.

TEST AND INT. INPUTS

Three pins serve as inputs and are testable with the conditional jump inst. These are TO, Tl AND INT. These pins allow inputs to cause program branches without the necessity to load an input port into the accumulator. The TO, Tl and INT pins have other possible functions as well.

PROGRAM COUNTER AND STACK

The program counter is an independent counter and the program counter stack is implemented using pairs of registers in the data memory array. The program counter is initialized to zero by activating the RESET line.

An interrupt or CALL to a subroutine causes the contents of the program counter to be stored in one of the 8-register pairs of the program counter stack as shown.

The pair to be used is determined by a 3 bit stack pointer which is part of the program status word (PSW) data RAM locations 8-23 are available as stack registers and are used to store the current program counter value and 4 bits of PSW as shown.

Nesting of subroutines within subroutines can continue up to eight times without over flowing the stack. The end of a subroutine, which is signaled by a return instruction causes the stack pointer to be decremented and the contents of the resulting register pair to be transferred to the program counter.

PROGRAM STATUS WORD

An 8-bit word which can be loaded to and from the accumulator exists called the program status word. The PSW is a collection of flip-flop which can be read or written as a whole. The ability to write to PSW allows for easy restoration of machine status after a power down sequence.

The upper four bits of PSW are stored in the program counter stack with every call to subroutine or interrupt vector and are optionally restored upon returns with the RETR instruction. The RET instruction does not update PSW.

PSW:

Bits 0-2 - Stack pointer bits (S0, S1, S2)

Bit 3 - Not used ('1' level when read 1)

Bit 4 - Working register back switch bit (BS)

0 = Bank 0

1 = Bank 1

- Bit 5 Flago bit (FO) user controlled flag which can be complemented or cleared and tested with the conditional jump instruction JFO.
- Bit 6 Auxillary carry (AC) bit generated by an ADD instruction and used by the decimal adjust instruction DAA.
- Bit 7 Carry (CY) carry flag which indicates that the previous operation has resulted in overflow of the accumulator.

CONDITIONAL BRANCH LOGIC

The conditional branch logic within the processor enables several conditional branches internal and external to the processor to be tested by the users program.

INTERRUPT

An interrupt sequence is initiated by applying a low '0' level input to the INT pin. The interrupt line is sampled every instruction cycle and when detected causes a "call to subroutine" at location 3 in program memory as soon as all cycles of the current instruction are complete. For 2 cycle instruction the interrupt line is sampled in the 2nd cycle only. The INT must be held low for atleast 3 machine cycles to ensure proper interrupt operations. As in any CALL to subroutines, the program counter and program status word are

saved in the stack. The interrupt system is single level in that once an interrupt it detected all further interrupt requests are ignored until execution of an RETR re-enables the interrupt input logic. This occurs at the beginning of the second cycle of the RETR instruction. This sequence holds true also for an internal interrupt generated by timer, overflow. If an internal timer / counter generated interrupt and an external interrupt are detected at the same time, the external source will be recognized.

TIMER / COUNTER

The 8048 contains a counter to aid the user in counting external events and generating accurate time delays without placing a burden on the processor for these functions.

COUNTER

The 8-bit binary counter is presettable and readable with two MOV instructions which transfer the contents of the accumulator to the counter and vice versa. The counter content may be affected by RESET and should be initialized by software. The counter is stopped by a RESET or STOP TCNT instruction and is started by a START instruction or as an event counter by START CNT instruction. Once started the counter will increment to this maximum count (FF) and

overflow to zero continuing its count until stopped by a STOP instruction. The increment from maximum count to .zero in the setting of an overflow flag flip-flop and in The state of generation of an interrupt request. conditions jump overflow flag is testable with the The flag is reset by executing a JTF or instruction JTF. interrupt may be enabled or The timer independently of external interrupt by the ENT CNTl If enabled, the counter overflow will instruction. subroutine call to location 7 where the timer cause a counter service routine may be stored. If the timer and external interrupt occur simultaneously, the external source will be recognized and the call will be to location 3. the timer interrupt is lathed it will remain pending the external device is serviced and immediately be recognized The pending upon return from the services routine. interrupt is reset by the call to location 7 or may removed by executing a DISCNTl instruction.

EVENT COUNTER

The counter input is connected with the Tl I/P pin as START CNT instruction is executed and the counter is enabled. The l input is sampled at the beginning of state 3. Subsequent high to low transition on Tl will cause the

counter to increment Tl must be held for atleast one T cycle to ensure that it wont be missed. The maximum rate at which the counter may be incremented is one per three instruction cycles. There is no minimum frequency Tl input must remain high alteast 1/5 of a cycle after transition.

TIMER

Execution of a START instruction connects an internal clock to the counter input and enables the counter. The internal clock is derived by passing the basic machine cycle clock through a 32 pre-scaler. The pre-scalar is reset during START T instruction. The resulting clock increments the counter every 32 machine cycle. Various delay from 1 to 256 counter can be obtained by presetting the counter and detecting overflow. ALE divided by 3 or more can serve as an external clock. Very small detage of 'fine timing' of larger delays can be easily accomplished by software delay loops.

5.4 PROGRAMMING THE 8748

The chip details and the functional block diagram of 8748 have been given in Appendix (b).

The following chapter gives a brief overview of the system controller (8748) architecture and its design aspects.

The MCS -48 instruction set is extensive for machine of its size and has been tailored to be straight forward and very efficient in its use of program memory. All instructions are either one of two bytes in length and over 80% are only one byte long. Also, all instructions execute in either one or two cycles and over 50% of all instructions execute in a single cycle. Double cycle instructions include all immediate instructions, and all I/O instructions.

The MCS-48 microcomputers have been designed to handle arithmetic operations efficiently in both binary and BCD as well as handle the single-bit operations required in control applications. Special instructions have also been included to simplify loop counters, table look-up routines, and N-way branch routines.

DATA TRANSFERS

The 8-bit accumulator is the central point for all data transfers within the 8048. Data can be transferred between the 8 registers of each working register bank and the accumulator directly, i.e., the source or destination register is specified by the instruction. The remaining locations of the internal RAM array are referred to as Data Memory and are addressed indirectly via an address stored in

either RO and Rl are also used to indirectly address external data memory when it is present. Transfers to and from internal RAM require one cycle, while transfers to external RAM require two. Constants stored in program Memory can be loaded directly to the accumulator and to the 8 working registers. Data can also be transferred directly between the accumulator and the program status word (PSW). Writing to the PSW alters machine status accordingly and provides a means of restoring status after an interrupt or of altering the stack pointer if necessary.

ACCUMULATOR OPERATIONS

Immediate data, data memory or the working registers can be added with or without carry to the accumulator. These sources can also be ANDed, ORed, or Exclusive ORed to the accumulator. Data may be moved to or from the accumulator and working registers or data memory. The two values can also be exchanged in a single operation.

In addition, the lower 4 bits of the accumulator can be exchanged with the lower 4-bits of any of the internal RAM locations. This instruction, along with an instruction which swaps the upper and lower 4-bit halves of the accumulator, provides for easy handling of 4-bit quantities, including BCD

numbers. To facilitate BCD arithmetic, a Decimal Adjust instruction is included. This instruction is used to correct the result of the binary addition of two 2-digit BCD numbers. Performing a decimal adjust on the result in the accumulator produces the required BCD result.

Finally, the accumulator can be incremented, decremented, cleared, or complemented and can be rotated left or right I bit at a time with or without carry.

Although there is no subtract instruction in the 8048AH, this operation can be easily implemented with three single byte single-cycle instruction.

A value may be subtracted from the accumulator with the result in the accumulator by:

Complementing the accumulator

Adding the value to the accumulator

complementing the accumulator

REGISTER OPERATIONS

The working registers can be accessed via the accumulator as explained above, or can be loaded immediate with constants from program memory. In addition, they can be incremented or

decremented or used as loop counters using the decrement and jump, if not zero instruction, as explained under branch instructions.

All Data Memory including working registers can be accessed with indirect instructions via RO and Rl and can be incremented.

FLAGS

There are four user-accessible flags in the 8048AH; carry, Auxiliary carry, F0, and F1. Carry indicates overflow of the accumulator, and Auxiliary carry is used to indicate overflow between BCD digits and is used during decimal adjust operation. Both carry and Auxiliary carry are accessible as part of the program status word and are stored on the stack during subroutines. F0 and F1 are undedicated general-purpose flags to be used as the programmer desires. Both flags can be cleared or complemented and tested by conditional jump instructions. F0 is also accessible via the program status word and is stored on the stack with the carry flags.

BRANCH INSTRUCTIONS

The unconditional jump instruction is two bytes and allows jumps anywhere in the first 2K words of program

Jumps to the second 2K of memory (4K words are directly addressable) are made first by executing a select memory bank instruction, then executing the jump instruction. The 2K boundary can only be crossed via a jump or subroutine call instruction, i.e., the bank switch does not occur a jump is executed. Once a memory bank has been selected all subsequent jumps will be to the selected bank until another select memory bank instruction is executed. A subroutine the opposite bank can be accessed by a select memory bank instruction followed by a call instruction. Upon completion of the subroutine, execution will automatically return to the bank; however, unless the original is original reselected, the next jump instruction encountered will again transfer execution to the opposite bank.

Conditional jumps can test the following inputs and machine status.

To Input pin

TI Input pin

INI Input pin

Accumulator Zero

Any bit of Accumulator

Carry Flag

F0 Flag

F1 Flag.

Conditional jumps allow a branch to any address within the current page (256 words) of execution. The conditions tested are the instantaneous values at the time the conditional jump is executed. For instance, the jump on accumulator zero instruction tests the accumulator itself not an intermediate zero flag.

The decrement register and jump if not zero instruction combines a decrement and a branch instructions to create an instruction very useful implementing a loop counter. This instruction can designer any one of the working registers as a counter and can elect a branch to any address within the current page of execution.

jump instruction allows the A single-byte indirect program to be vectored to anyone of different several locations based on the contents of the accumulator. The contents of the accumulate points to a location to program memory which contains the jump address. The 8-bit address refers to the current page of execution. This instruction could be used. For instance, to vector to one of several routines based on an ASCII character which has been loaded in the accumulator to this way ASCII key key inputs can be used to initiate various routine.

SUBROUTINES

Subroutines are entered by executing a call instruction. Calls can be made like unconditional jumps to any address in a 2K word bank, and jumps across the 2K boundary are executed in the same manner. Two separate return instruction determine whether or not status (upper 4-bits of PSW) is restored upon return from the subroutine.

The return and restore status instruction also signals the end of an interrupt service routine if one has been in progress.

TIMER INSTRUCTIONS

The 8-bit on board timer counter can be loaded or read via the accumulator while the counter is stopped or while counting. The counter can be started as a timer with an external clock applied to the TI input pin. The instruction executed determines which clock source is used. A single instruction stops the counter whether it is operating with an internal or an external clock source. In addition, two instructions allow the timer interrupt to be enabled or disabled.

CONTROL INSTRUCTIONS

Two instructions allow the external interrupt source to be enabled or disabled. Interrupts are initially disabled and are automatically disabled while an interrupt service routine is in progress and re-enabled afterward.

There are four memory bank select instructions, designate the active working register bank and two to control The working register bank program memory banks. instructions allow the programmer to immediately substitute second 8-register working register bank for the one is use. effectively provides 16 working registers or it can as a means of quickly saving the contents of used registers in response to an interrupt. The user has the option to switch or not to switch banks on interrupt. However, if the banks are switched, the original bank will be automatically restored upon execution of a return and restore instruction at the end of the interrupt service status routine.

A special instruction enables an internal clock, which is the XTAL frequent divided by three to be output on pin TO. This clock can be used as a general purpose clock in the user's system. The instruction should be used only to

initialize the system since the clock output can be disabled only by application of system reset.

INPUT / OUTPUT INSTRUCTIONS

Ports 1 and 2 are 8-bit static 1/0 ports which can be loaded to and from the accumulator. Outputs are statiscally latched but inputs are not latched and must be read while inputs are present. In addition, immediate data from program memory can be ANDed or ORed directly to port 1 and port 2 with the result remaining on the port. This allows "masks" stored in program memory to selectively set or reset individual bits of the I/O ports. Ports 1 and 2 configured to allow input on a given pin by first writing a "I" out to the pin.


An 8-bit port called BUS can also be accessed via the accumulator and can have statiscally latched outputs as well. It too can have immediate data ANDed ORed directly to its outputs, however, unlike ports 1 and 2, all eight lines of BUS must be treated as either input or output at any one time. In additions to being a static port, BUS can be used as a true synchronous bi-directional port using the Move External instructions used to access external data memory. When these instructions are executed, a corresponding READ or

WRITE pulse is generated and data is valid only at that time. When data is not being transferred. BUS is in a high impedance state. Note that the OUTL, ANL, and the BRL instructions for the BUS are for use with internal memory only.

The basic three on-board I/O ports can be expanded via 4-bit expander bus using half of port 2.I/O expander devices bus consist of 4-bit ports which are addressed 4 through 7. These ports have their own AND and OR like the on-board ports as well move as instructions expander AND instructions to transfer data in or out. The contents instructions, however, combine the of accumulator with the selected port rather than immediate data as is done with the on-board ports. I/O devices can also added externally using the BUS port as the expansion bus. this case the I/O port become "memory mapped", i.e., they are addressed in the same way as external data memory and exist external data memory address space addressed pointer register R0 or R1.

The instruction set has been given in the Appendix (d).

The chip details and the functional block diagram of 8748 have been given in Appendix (b).



Software Implementation

CHAPTER VI

SOFTWARE

The software using microcontroller for timer/counter/RPM indicator applications is enclosed. The software is written in assembly language.

MODE 0:

In this mode the LKT is pointed to the first data and output on ports. This pointer is incremented after a delay.

After 8 outputs it again waits till the key is pressed and again continues.

MODE 1:

In this mode R7 is treated as counter. The delay routines are switched over to RBl bank. The Continue key is not pressed. The sequence is auto-repeated as MODE 0.

MODE 2:

This mode is similar to other modes in delay routines. Here, the output energized is first taken into carry and the carry bit is set and again puts back to the accumulator and then put on ports. Thus the previous output is not cleared.

MODE 3:

Here the look-up table has two data 00H and FFH. Delay is created. After a delay, the pointer will jump to the next data and the look-up table and output on the port.

MODE 4: (Manual Mode)

In this mode the keys are sensed, after every output. If the key is pressed only the look-up table pointer is incremented. Otherwise it will be indefinitely waiting for the key. If stop key is pressed, it comes out of the loop.

MODE 5,6:


In this counter mode the pulses are counted using the internal counter and then updated on the display depending on up/down. Up increments the display, down decrements the display.


MODE 7,8 :


In this divider mode the pulses are counted as per the counter mode itself. But now the display gets incremented/decremented by comparing with the divisor.


MODE 9:


Here a time window opened for 1 sec. using the internal timer. During this time the pulses are counted and then multiplied by 60 and displayed. Thus this gives RPM.
































```
SOFTWARE FOR THE TIMER/COUNTER/RPM INDICATOR
 STUDENTS OF KCT
 ;ram equates follows
                               STARTING ADDRESS OGF THE INT RAM
 RAM STRT:
              equ
                   20H
                               ;stores the key code
                   RAMSTRT+1
              equ
 CKDINP:
                   CKDINP+1
 RAWINE:
              equ
                               stores the mode of operation
                   RAWINE+1
 MODEFLG:
              equ
                   MODEFLG+1
              equ
 SECCTR:
                   SECCTR+2
 CNTFLG:
              equ
                   CNTFLG+1
 PULCTR:
              equ
              equ
                   PULCTR+2
 DIVISOR:
                   DIVISOR+1
              equ
· OUTFLD:
                   OUTFLD+1
 DISBUF:
              equ
                   DISBUF+2
              equ
 TEM_LOC:
                  TEM LOC+2
              equ
 DLYCTR:
 data ram equates follows:
                   08H
              egu
 OUTCTR:
                   10111111B
              equ
 KEYENB:
                   010000000B
 KEYDIS:
              equ
              EQU
                   04H
 DISCTR:
                   01111111B
              EQU
 DECFT:
              EQU
                   1 OH
 DIGTEL:
              EQU
                   1AH
 ALPTBL:
                   01H
              EQU
 SETVAL:
                    30H
              EQU
 M TBL:
                    HOO
 OFST:
              EQU
                    00011111B
              EQU
 UNUSED:
 ; ldisplay codes
                                            OLD BOARD NO
                           hafedcha
  ; )
                    44H
              EQU
  ZERO:
                    5FH
              EQU
 ONE:
                    20H
              EQU
  TWO:
              EQU
                    1CH
  THREE:
                    17H
              EQU
 FOUR:
                    94H
              EQU
 FIVE:
              EQU
                    84H
  SIX:
              EQU
                    SEH
  SEVEN:
                    04H
              EQU
  EIGHT:
                    14H
              EQU
  NINE:
  BLANK:
              EQU
                    FFH
  : Itransistor sel codes
                    110111118
  DIGIT 1: EQU
                    11101111B
 DIGIT_2:
              EQU
 DIGIT_3:
DIGIT_4:
                    11110111B
              EQU
                    11111011B
              EQU
              EQU
                    11111101B
 DIGIT_5:
              EQU
                    11111110B
  DIGIT 6:
```

```
EQU
                               45H
            LETR_f:
                               8FH
                          EQU
            LETR_n:
                               FFH
            LETR_D:
                          EQU
                         OOh
            ong
                         open
            JMP
                         Q35h
             org
             JMP
                         exint
                         07h
             orq
                         TIMISR
             JMP
; THIS IS THE START OF THE PROGRAM
             DIS
                     1
open:
                     TCNTI
             DIS
                                         DISABLE ALL INTERRUPTS
                     BUS, #FFH
             ORL
                     RO, #MODEFLG
             MOV
                                         DEFAULT ID MODE O
                     @RO,#01H
             MOV
                                         CLEAR DLYCTR
                     RO, #DLYCTR
             MOV
                     ero,#OOH
             MOV
                     RO
             INC
                     @RO,#OOH
             MOV
                     DEFAULT
             JMF
;now it begins !!!!
                     DLYDEF
             CALL
DEFAULT:
                     RO,新門用.CTR
             MOV
                     ero,#OOH
             MOV
             INC
                     RO.
                     GRO, #OOH
             MOV
                                         SET HE FLAG OF THE MODE
                     RO, #MODEFLG
MODECH:
             MOV
                     @RO,#O1H
             MOV
             CLR
                     MODETER
             CALL
MODECHI:
                     UPADD
             CALL
                                        CHECK THE KEYS FOR CLOSE
                     KEYSCAN
             CALL
                     RO, #CKDINP
             MOV
                     A,@RO
             MOV
                                        # DLY DISP
              JBO
                     BEGIN
                                        : MODE=MODE+1
                     MODEINO
              JBI
                                        WAIT FOR START
                     RUN
              0B2
                     MODECHI
              JMP
```

```
RO, #DLYCTR
             MOV
BEGIN:
                    DECODE
             CALL
                    UPADD
             CALL
                    KEYSCAN
             CALL
                    RO, #CKDINF
             MOV
                    A, @RO
             MOV
                    MODECH
             JB1
                     DLYINC
             JB2
                     DLYDEC
             JB3
                     MODECH1
             JBO
                     BEGIN
             JMP
             this mode gives o\ps sequentially and waits
MODEO:
             for the continue key to be pressed
             when con key is pressed the sequence resumes
             reset will reset the system
             stop will temporarily stop and start will
             :commence from the stopped output
             THE PREVIOUS ONE ARE CLEARED DURING SUCCEDING
             CALL
                     KEYSCAN
                     RO, #CKDINF
             MOV
                     A,@RO
             MOV
                     STMO
             JB2
                     MODECH1
             JB1
             CALL
                     MODETER
             CALL
                     UPADD
              JMP
                     MODEO
                     P2, #FFH
STMO:
              AML.
                     R5,#OUTCTR
              MOV
                     RO, #OUTFLD
              MOV
                     @RO,#FEH
              MOV
                     RO,#OUTFLD
 LOOFO:
              MOV
                     A, @RO
              MOV
                     P2,A
              OUTL
                      A
              RL
                      @RO,A
              MOV
                     MODETER
              CALL
                      UPADD
              CALL
                      DELAY
              CALL
                      KEYSCAN
              CALL
                      RO, #CKDINP
              MOV
              MOV
                      A, @RO
              JB4
                      STOFF
                      P2, #FFH
              ORL.
                      R5,LOOPO
              NUCC
                      RO, #MODEFLG
              MOV
                      @RO,#01H
              MOV
                      MODEO
              JMP
```

```
STOP
STOFF:
             JMP.
             ; this mode is same as the mode0
MODE1:
             ; but the sequence is continued automatically
             THE PREVIOUS ONE CLEARED DURING SUCCEDING ONES
                     P2,#FFH
STM1:
             ANI.
                     R7.#OUTCTR
             MOV
                     RO. #UHTFLD
             MOV
                     @RO, #FEH
             MOV
                     RO,#OUTFLD
             MOV
LOOP1:
                     A, @RO
             MOV
             CUTL
                     P2,A
             RL.
                     Α
                     @RO,A
             MOV
                                         ;fn-1 data are taken
                     MODETER
             CALL
                     UPADD
             CALL
             CALL
                     DELAY
             CALL
                     KEYSCAN
                     RO,#CKDINP
             MOV
                     A, @RO
             MOV
             JB4
                     STOPP
                     P2,#FFH
             ORL.
                                         :STM1
             DJNZ
                     R7,LOOP1
              ; this mode energizes outputs sequencially
MODE2:
              ; an automatic cycle is followed
              THE PREVIOUS ONP WILL REMAIN SAME
              keys action are same as model
                     BUS, #FFH
              OBL.
STM2:
                      P2,#FFH
              ANL
                     R5,#OUTCIR
              MOV
                      RO, #CHITFLD
              MOV
                      eRO,#FFH
              MOV
              MOV
                      RO,#OHIFED
LOOP2:
                      A, @RO
              MOV
                      PZ,A
              OUTL
                      (")
              CLR
              RLC
                      \Theta
              MOV
                      @RO,A
                      UPADD
              CALL.
                      DELAY
              CALL
                      R5.LOOP2
              MEG
                      KEYSCAN
              CALL
                      RO, #CKDINF
              MOV
                      A, eRO
              MOV
                      STOFE
              JF4
```

JIME

STMR

```
this mode outputs all at a time and
MODES:
              repeats after delay
                     RO,#OUTFLD
             MOV
STM3:
                      ero,#ooH
             MOV
                      MODETER
              CALL
LOOP3:
              CALL.
                      UPADD
                      RO.#OUTFLD
              MOV
                      A,@RO
              MOV
                      P2,A
              OUTL
                      Α
              CPL
                      ero,A
              MOV
                      DELAY
              CALL
              CALL
                      KEYSCAN
              MOV
                      A,@RO
                      STOFF
              3134
                      L00P3
              JMP
                      STOF
              JMP
STOPG:
                      STM4 N
              JMP
STM4_NP:
                      MODECHI
MODECHIP:
              JMP
                      KEYSCAN
              CALL
MODE4:
                      RO,#CKDINP
              MOV
                      A,@RO
              MOV
                      STM4_NP
              JB2
                      MODECHIE
              JBI
                      MODETER
              (3/41.1.
              CALL
                      LIPADU
                      MODEO
              JMP
                      [2]。排戶戶日
              ANI..
 STM4:
                       RO, #OUTELD
              MOV
                       ero,#FEH
              MOV
                       RO,#OUTFLD
              MOV
 STM4_N:
                       A, GRO
               MOV
                       P2.6
               OUTL.
                       \triangle
               RI.
               MOV
                       GHO,A
                                           #fn-1 data are taken
                       MODETER
               CALL
                       UPADD
               CALL
                       P2.#FFH
               OFIL.
                       RO,#MODEFLG
               MOV
                       @RO、#01H
               MOV
```

MODE 4

200H

JMP

ORG

KEYSCAN:	ORL ANL MOV IN ANL MOV ORL ANL RET	P1 BUS RO A,P1 P1 @RO BUS P1	,#OFFH ,#KEYENB ,#RAWINF ,#OOO11111B ,A ,#.not.KEYE ,#OOH	;enable NB :disab	in i/p mode of switches . de reading off segments
DELAY:	SEL MOV MOV	RBI RO,#DLYC A,@RO	TR+1		
	MOV DEC	R3,A R0			
DLOOP21:	MOV MOV	A, @RO R7,A			
DLOOP1: DLOOPO:	MOV SEL	RE,#AOH RBO			
TRY1:	CALL NOP NOP NOP NOP SEL DJNZ DJNZ DJNZ SEL RET	RB1 R5,DLOOF R7,DLOOF R3,DLOOF	°1 °2 · · · · · · · · · · · · · · · · · · ·	; CALL. ; MOV ; JB4	KEYSCAN A, GRO STOP
DLOOP2:	MOV JMF	RO,#DLYO DLOOP21	TR		
STOP:	CALL ORL MOV MOV JB3 JMP	UPADD P2,#FFH KEYSCAN RO,#CKD A,@RO RUNPP STOF	I NF		
RUNPP:	JMP ORG	RUN 400H			

. . .

```
RO, #MODEFLG
               MOV
CONTINI:
                        A, @RO
               MOV
                        LOOPOP
               OHU
               JB1
                        LOOP1P
               JEZ
                        LOOFIF
                        LOOPSE
               JBZ
                        LOOP4P
               JB4
1.
                         LOOP5P
               JB5
ă
                         :45
               JMP
               HME
                         LOOPO
LOOFOF:
                         LOOP1
                JMF
LOOP1F:
                         LOOP2
                JMP
LOOP2F:
                         LOOP3
LOOPSP:
                JMP
                                    LOOP4
                         JMP
;LOOP4P:
                                    + COP5
                         JIME
#LOOPSF:
                         RO, #PULCTR
                MOV
UPCNT:
                MOV
                         A, @RO
                         A,#OILL
                ADD
                         Α
                \mathbb{D} \cap
                         GRO,A
                MOV
                JMC
                         QUIT
                         RO
                IMC
                         A,@R()
                MOV
                ADD
                         A,#OIH
                         \triangle
                ŊΑ
                         ero, A
                MOV
                HMF.
                         QUIT
                         RO, #PULCIR
                MOV
DNCNT
                         A, @RO
                MOV
                         A,#99H
                ADD
                         A
                DA
                         ero,A
                MOV
                JC
                         QUIT
                         R()
                INC
                          A, 680
                MOV
                          A,排99H
                AUU
                          \triangle
                ŨΑ
                          \oplus \mathsf{RO}_{\,\mathfrak{g}}\,\cap
                MOV
                          (2(1) T
                JIMP
 ;LOOK-UP TABLE STARTS
 org 300h
                 ZERO, ONE, IWO, THREE, FOUR, FIVE, SIX, SEVEN, FIGHT, NINE
 DE
                 SOFH
```

ORG


 $\mathbb{C}\mathcal{W}^*(\mathbb{J}$

DB

BLANK

3101

```
DIGIT_1,DIGIT_2,DIGIT_3,DIGIT_4,DIGIT_5,DIGIT_6
DB
org 31ah
            ·LEETR_D,LETR_n,LETR_f
DB
or 320
             FE, FD, FB, F7, EF, DF, BF, 7F
Mode_1 LKT
            FE, FD, FB, F7, EF, DF, BF, 7F
Mode_2 LKT
             FE,FC,F8,F0,E0,C0,80,00
Mode_3
             FF,00
Mode_4
                    RO,# TIMVAL
                                   ; 1 sec
             VOM
RPM Mode_9
                     A,RO
             MOV
                     T,A
             MOV
                     T
             STRT
                     1
             ENT
                    DISF
             OTAL
DISPO
                     RO, #PLSCTR
             MOV
             INC
                     RO
             JTF
                     UPDATE
DISP
                    UPADU
             CALL
             JMP
                     DISPO
                     TRSFR
UPADD
             CALL
                     DISE
             JMF
```



CHAPTER VII

TESTING

- 7.1 TESTING OF THE MAIN BOARD
- 1. First the crystal oscillator is checked.
- 2. ALE is checked.
- 3. If both are alright the processor is O.K.
- 4. The reset for normal operation should be high. This is checked. If the reset is now the processor.
- 5. Next the pulses at DBO-DB3 is checked.
- 6. Now if it is O.K, the software execution for display is O.K.

7.2 TESTING DISPLAY SECTION

- 1. Remove the processor give a permanent low at DBO the first digit is enabled.
- 2. Next remove the latch, give a permanent '0' at output and observe at the display. The corresponding segment has to glow.

The above procedure is checked for DB1, DB2, DB3. Checks spikes of key and enable at DB4. Checks output and outputs leads by giving external signal to O/P sections. Test for counter operation RPM indicator and timer operation.

7.3 COUNTER MODE

In this mode the pulses are given to the Tl pin of the controller. The Tl pin whenever taken as input acts as on event counter whenever Tl is given a pulse. The internal timer register gets incremented by one. Now the counter register is read and corresponding action takes place. Whether it is down count or up count.

Whenever Tl register gets overflow on interrupt is produced. This interrupt brings the counter to stop. By giving a value in the display 200, the unit was tested. The value gets decreased and finally reaches zero and it comes to an halt.


7.4 RPM MODE

To measure RPM the sensor which may be any photo effective or magnetic is used. Whenever the rotation starts the sensor gives out pulses. If these pulses are counted in a specified time periods, RPS is obtained.

RPS * 60 = RPM

7.5 TIMER MODE

When the start key is pressed, the timer will be loaded for a prescribed delay. After the delay is over an interrupt signal is obtained indicating the end of the set timing. Then the next value of time can be set.



CHAPTER VIII


CONCLUSION

A micro controller based timer/counter/rpm indicator has been designed fabricated and tested. The instrument is found working satisfactorily.

This unit finds its applications in communication, industrial automation, process control, level finding etc., since Electronic counters are capable of making many measurement involving frequency, time, phase angle, and totalizing events. This unit can be used for such measurement.

Following improvements can be made in the unit.

- 1. The input of the output LED's for indication can be drives through a relay for the higher load.
- 2. This unit can be used for higher capacity by using suitable relays.
- 3. The 3-phase invertor driving circuit can be triggered by six outputs of timer using proper software.
- 4. The same hardware can be used as a hour counter for a machine.





REFERENCES


- 1. JOHN. B. PEATMAN, " DESIGN WITH MICROCONTROLLERS", Mc. GRAW HILL BOOK COMPANY, 1989.
- 2. "8 BIT EMBEDDED COUNTER", INTEL 1986.
- 3. "8 BIT EMBEDDED COUNTER APPLICATION" INTEL.
- 4. "THE TTL DATA BOOK", TEXAS INSTRUMENTS, 1984.
- 5. "MICRO SYSTEM COMPONENTS HARD BOOK", INTEL 1986.
- 6. "MEMORY COMPONENTS HARDBOOK", INTEL SUPPLEMENT 1986.
- 7. SATNAM P. MATHUR, C. KULSHRESHTHA, R. CHADHA,


 "ELECTRONIC DEVICES APPLICATION AND INTEGRATED CIRCUITS",

 UMESH PUBLICATIONS 1989.














Table 2. Instruction Set

ADD A, R Add register to A 1 1 ADD A, @R Add data memory to A 1 1 ADD A, # data Add immediate to A 2 2 ADDC A, R Add register with carry 1 1 ADDC A, @R Add data memory 1 1 ADDC A, # data Add immediate with carry ADDC A, # data Add immediate 2 2 ANL A, R And register to A 1 1 ANL A, @R And data memory to A 1 1 ANL A, # data And immediate to A 2 2 ORL A, R Or register to A 1 1 ORL A, # data Or data memory to A 1 1 ORL A, # data Or data memory to A 1 1 ORL A, # data Or immediate to A 2 2 XRL A, R Exclusive or register 1 1	Accumulator			٦
ADD A, R Add register to A 1 1 ADD A, @R Add data memory to A 1 1 ADD A, # data Add immediate to A 2 2 ADDC A, R Add register with carry 1 1 ADDC A, @R Add ata memory 1 1 ADDC A, # data Add immediate 2 2 ADDC A, # data Add immediate 3 1 1 ANL A, R And register to A 1 1 ANL A, # data And immediate to A 2 2 ANL A, R Or register to A 1 1 ANL A, # data Or data memory to A 1 1 ANL A, # data Or data memory to A 1 1 ANL A, # data Or data memory to A 1 1 ANL A, # data Or immediate to A 2 2 XRL A, R Exclusive or register 1 1	Mnemonic	Bytes Cycle	Description ' Bytes	
ADD A, @R Add data memory to A 1 1 ADD A, # data Add immediate to A 2 2 ADDC A, R Add register with carry 1 1 ADDC A, @R Add ata memory with carry ADDC A, # data Add immediate 2 2 ANL A, R And register to A 1 1 ANL A, @R And data memory to A 1 1 ANL A, # data And immediate to A 2 2 ORL A, R Or register to A 1 1 ORL A, @R Or data memory to A 1 1 ORL A, # data Or immediate to A 2 2 XRL A, R Exclusive or register 1 1 Exclusive or register 1 1		1 1	Add register to A	Į
ADD A, # data Add immediate to A 2 2 ADDC A, R Add register with carry 1 1 ADDC A, @R AJd data memory 1 1 ADDC A, # data Add immediate 2 2 ANL A, R And register to A 1 1 ANL A, @R And data memory to A 1 1 ANL A, # data And immediate to A 2 2 ORL A, R Or register to A 1 1 ORL A, @R Or data memory to A 1 1 ORL A, # data Or immediate to A 2 2 XRL A, R Exclusive or register 1 1		1 1		
ADDC A, R Add register with carry 1 1 1 ADDC A, @R AJd data memory 1 1 1 Mith carry 1 1 1 ADDC A, # data Add immediate with carry 2 2 ANL A, R And register to A 1 1 ANL A, @R And data memory to A 1 1 ANL A, # data And immediate to A 2 2 ADRL A, R Or register to A 1 1 ADRL A, @R Or data memory to A 1 1 ADRL A, # data Or immediate to A 2 2 ADRL A, # data Or immediate to A 2 2 ADRL A, # data Or immediate to A 2 2 ADRL A, R Exclusive or register 1 1 ADDL A, # data Dr immediate to A 2 2 ADDL A, # data Dr immediate to A 2 2 ADDL A, # data Dr immediate to A ADDL A, # data Dr immediate A, # data Dr im	_	2 2	Add immediate to A 2	
ADDC A, @R AJd data memory with carry ADDC A, # data And immediate with carry ANL A, R And register to A 1 1 ANL A, @R And data memory to A 1 1 ANL A, # data And immediate to A 2 2 ORL A, R Or register to A 1 1 ORL A @R Or data memory to A 1 1 ORL A, # data Or immediate to A 2 2 XRL A, R Exclusive or register 1 1		1 .1	Add register with carry 1	
ANL A, R And register to A 1 1 ANL A, @R And data memory to A 1 1 ANL A, # data And immediate to A 2 2 ORL A, R Or register to A 1 1 ORL A @R Or data memory to A 1 1 ORL A, # data Or immediate to A 2 2 XRL A, R Exclusive or register 1 1		1 1	AJd data memory 1	
ANL A, R AND A, @R AND A, # data ANL A, # data ANL A, # data AND A, # data	ADDC A, # data	_	A00 illillediate -	
ANL A, @ H And data memory to A 2 2 ORL A, R Or register to A 1 1 ORL A @ R Or data memory to A 1 1 ORL A, # data Or immediate to A 2 2 XRL A, R Exclusive or register 1 1	ANL A, R		And register to A	
ORL A, # data And infinited to X ORL A, R Or register to A 1 1 ORL A @R Or data memory to A 1 1 ORL A, # data Or immediate to A 2 XRL A, R Exclusive or register 1 1	ANL A, @R	•	And data memory to A	
ORL A, H Or register to A ORL A @R Or data memory to A 1 1 ORL A, # data Or immediate to A 2 2 XRL A, R Exclusive or register 1 1 to A	ANL A, # data	-	Allo miniodiate to 7	
ORL A # data Or immediate to A 2 2 XRL A, R Exclusive or register 1 1 to A	ORL A, R		Or register to A	
XRL A, R Oats Or immediate to A 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	ORL A @R		Of Gata memory to A	1
to A	ORL A, # data	_	Of IntilleGlate to A	-
	XRL A, R	,	EXCIDEIAG OL LAGISTEL	
memory to A	XRL A, @R	1 1	memory to A	
XRL, A, # data Exclusive or 2 2 immediate to A	XRL, A, # data	-	EXCIDITAG OI	
INC A Increment A 1 1	INC A	1 1	Increment A 1	
DEC A Decrement A 1 1	DEC A	•	Decrement A 1	
CLR A Clear A 1 1	CLR A		Clear A 1	
CPL A Complement A 1 1	CPL A	1 1	Complement A 1	
DA A Decimal adjust A 1 1	DA A		Decimal adjust A 1	
SWAP A Swap nibbles of A 1 1	SWAP A		Swap filobies of A	
RLA Rotate A left	RL A		Rotate A left	
RLC A Rotate A left 1 1 through carry	RLC A	1 1	HOTATE A TOTAL	
RR A Rotate A right	BB 4	1 1		
RRC A Rotate A right 1 1 through carry		1 1	Rotate A right	

Input/Output			
Mnemonic	Description	Bytes	Cycles
IN A. P	Input port to A	1	2
OUTL P. A	Output A to port	1	2
ANL P. # data	And immediate to port	2	2
ORL P. # data	Or immediate to port	2	2
INS A, BUS	Input BUS to A	1	2
OUTL BUS, A	Output A to BUS	1	2
ANL BUS, # data	And immediate to BUS	2	2
	Or immediate to BUS	2	2
MOVD A, P	Input expander port to A	1	2
MOVD P, A	Output A to expander port	1	2
ANLD P. A	And A to expander port	1	2
ORLD P, A	Or A to expander port	1	2

Registers			
Mnemonic	Description	Bytes	Cycle
INC R	Increment register	1	1
INC @R	Increment data memory	1	1
DEC R	Decrement register	1	1

Branch			
Mnemonic	Description	Bytes	Cycle
JMP addr	Jump unconditional	2	2
JMPP @A	Jump indirect	1	2
DJNZ R, addr	Decrement register and skip	2	2
JC addr	Jump on carry = 1	2	2
JNC addr	Jump on carry = 0	2	2
JZ addr	Jump on A zero	2	2
JNZ addr	Jump on A not zero	2	2
JT0 addr	Jump on TO = 1	2	2
JNT0 addr	Jump on T0 = 0	2	2
JT1 addr	Jump on T1 = 1	2	2
JNT1 addr	Jump on T1 = 0	2	2
JF0 addr	Jump on F0 = 1	2	2
JF1 addr	Jump on F1 = 1	2	2
JTF addr	Jump on timer flag	2	2
JNI addr	Jump on INT = 0	2	2
JBb addr	Jump on accumulator bit	2	2

Subroutine			
Mnemonic	Description	Bytes	Cycles
CALL addr	Jump to subroutine	2	2
RET	Return	1	2
RETR	Return and restore status	1	2
	status		

Flags			
Mnemonic	Description	Bytes	Cycles
CLR C	Clear carry	1	1.
CPL C	Complement carry	1	1
CLR F0	Clear flag 0	1	1
CPL F0	Complement flag 0	1	1
CLR F1	Clear flag 1	1	1
CPL F1	Complement flag 1	1	1



Table 2. Instruction Set (Continued)

Data Moves			
Mnemonic	Description	Bytes	Cycles
MOV A, R	Move register to A	1	1
MOV A, @R	Move data memory to A	1	1
MOV A, # data	Move immediate to A	2	2
MOV R, A	Move A to register	1	1
MOV @R. A	Move A to data memory	1	1
MOV R, # data	Move immediate to register	2	2
MOV @R, # data	Move immediate to data memory	2	2
MOV A, PSW	Move PSW to A	1	1
MOV PSW, A	Move A to PSW	1	1
XCH A, R	Exchange A and register	1	1
XCH A, @R	Exchange A and data memory	1	1
XCHD A, @R	Exchange nibble of A and register	1	1
MOVX A, @R	Move external data memory to A	1	2
MOVX @R, A	Move A to external data memory	1	2
MOVP A, @A	Move to A from current page	1	2
MOVP3 A. @A	Move to A from page 3	1	2

Timer/Counter			
Mnemonic	Description	Bytes	Cycles
MOV A, T	Read timer/counter	1	1
MOV T, A	Load timer/counter	1	1
STRTT	Start timer	1	1
STRT CNT	Start counter	1	1
STOP TONT	Stop timer/counter	1	1
EN TONTI	Enable timer/counter interrupt	1	1
DIS TONTI	Disable timer/counter interrupt	1	1

Control			
Mnemonic	Description	Bytes	Cycles
ENI	Enable external interrupt	1	1
DIS I	Disable external interrupt	1	1
SEL RB0	Select register bank 0	1	1
SEL RB1	Select register bank 1	1	1
SEL MB0	Select memory bank 0	٦	1
SEL MB1	Select memory bank 1	11	1
ENTO CLK	Enable clock output on T0	1	1

Mnemonic	Description	Bytes	Cycles
NOP	No operation	1	1




FIG: PROGRAM COUNTER




FIG: PROGRAM COUNTER STACK




FIG: PROGRAM STATUS WORD (PSW)




FIG: PROGRAM MEMORY MAP






FIG:

Connection Diagrams (Continued)



54S940 (J); 74S940 (N)



5-54

Octal TRI-STATE® Buffers/Line Drivers/Line Receivers

General Description

These buffers/line drivers are designed to improve both the performance and PC board density of TRI-STATE' buffers/drivers employed as memory-address drivers, clock drivers, and bus-oriented transmitters/receivers. Featuring 400 mV of hysteresis at each low current PNP data line input, they provide improved noise rejection and high fanout outputs, and can be used to drive terminated lines down to 133 Ω .

Features


V_{CC} 2G

- TRI-STATE outputs drive bus lines directly
- PNP inputs reduce DC loading on bus lines
- Hysteresis at inputs improves noise margins


	Typical IOL (Sink	Typical OH (Source	D⊕l	Propagation ay Times	Typical Enable Disable	Dis	tal Power sipation nabled)
				Noninverting	Times		Noninverting
54L5	12 m A	1.2 m.A	10 5 ns	1. 1.	100 100	130 m / r	135 mW
741.5	. 4 mA	- 15 mA	10.5 ns	1. 28	18.0%	130 mW	135 mW
545	48 m A	- 12 mA	4.5 ns	t ns	9.05	450 mW	538 mW
748	E4 mA	- 15 mA	4 5 ns	b.Ca	4.55	450 mW	534 m W

1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1


Connection Diagrams



54LS240 (J) 54S240 (J) 74LS240 (N) 74S240 (N)



54LS241 (J) 54S241 (J) 74LS241 (N) 74S241 (N)



54LS244 (J) 54S244 (J) 74LS244 (N) 74S244 (N)

SSI

DM54/DM74LS240, S240, LS241, S241, LS244, S244, S940, S940,

	Parameter		Conditions					DM54/			DM54-74		
	rarameter						LS240, LS241 LS244 Min Typ (1) Max			1	S240, S241, S2 S940, S941		
Propagation Delay Time			125					Тур (1			Тур () Ma	x
Low to High Level Outp		ut		RL = 667	()	LS240 LS241, 244		9	14				
		CL = 45	ρF		S240, 94		5	12	16			-	ns
			RL = 90	RL = 90 9	S241, 244,				ļ	2	4.5	7	
tpi	Propagation Delay Time High to Low Level Outpu			_	LS240	341	5	12	18	2	6	9	
	gii to Low Level Outpu	l l	_	RL = 667	LS241, 24	4	7	12	18		 -		_
		CL = 45	.	_	\$240 940		·		10	2		-	ns
				RL = 90 Ω	S241, 244, 9				 -	2	4.5	7	_
ρZ	Output Enable Time to Low Level				LS240	-	10	20	30		. 6	9	
		CL = 45		RL = 667	LS241, 244	4	10	20	30	- -	·	 	
		CL = 45)	1		S240, 940					3	10		-i ns
. 71	Output 5-11 Ti			?≀ Ce = JF	S241, 244, 9	41				3	10	15	- i
3ZF	Output Enable Time to High Level	i		2 = 667.0	LS240	+-	5	15	23		10	15	-
		CL = 45 p		RL = €67 Ω	LS24: 344		·c	15	23				
	İ	OL - 43 b	1	1 = 90 !!	S240, 940					2 -	6.5	10	ns '
	Output Disable Time		- 1	F = 90 11	S241, 244, 94	1				3	8	12	•
- 4	from Low Level	1	į,	L = 667 Ω	LS240	1	7	15	25				
,		CL = 5 pF		007 12	LS241, 244		3	15	25				
- 1		- C 0 p	P.	= 90 11	S240, 940					4	10	15	ns
HZ	Output Disable Time			- 90 11	S241, 244 94	1	***	***		2	10	15	
-	from High Level	ļ	Ri	= 667 Ω	LS240	5		10	18				,
		CL = 5 pF	-		LS241, 244	5		10	18				
j			R.	= 90 Ω 	S240, 940					2	6	9	ns :
DLH	Propagation Delay Time		-+-		3241, 244, 941	Ī			- -	2	6	9	
1	ow to High Level Output	1	Bi	= 667 \(\Omega \)	LS240	5		11	18		·	+	i
1		CL = 150 pF			LS241, 244	6	1 1	4 2	21				- 1
1			1	= 90 !!	S240, 940					3	7	10	ns
F	rogapation Delay Time	+	+	S	241, 244, 941			· † · ·	· · · · · · · · · · · · · · · · · · ·	4	÷	12	
1	igh to Low Level Output	1	: Ri	= 667 Ω+	LS240	6	1	5 2	2 ;	+			
1		CL = 150 pF			LS241, 244	6	1	5 2	2		+-		i
				= 90 11	\$240, 940					3	7	0	ns
0	utput Enable Time		+	S	241, 244, 941			****				2	
to	Low Level		Rı ≃	_ = 667 Ω	LS240	12	22	2 3.	3				
:		CL = 150 pF			LS241, 244	12	22	33	3		- i		
1		1	Ri≃	= an () +	S240, 940				+	6 1	4 2	n	s
Ö	itput Enable Time	<u> </u>		S2	41, 244, 941		1	· •	1		4 2		ļ
10	High Level	F	RL = 667 ΩF		LS240	6	18	26	- +	+			- }
					S241, 244	11	18	26	*				i
			p	90 \(\tau = \frac{3}{2}	5240, 940			7		4 9	12	n:	5 1

ss s


DM54/DM74LS240, S240, LS241, S241, LS244, S244, S940, S941

						. !	DM54/7	4		i		
Parameter				LS240, LS241 LS244			S240, S241, S244 S940, S941			Únits		
				Min	Typ (1)	Max	Min	Typ (1) Max	Ì		
۷ін	High Level In	put Voltage				2	I		2		1	V
۷IL	Low Level In	put Voltage					Ī	- 0.8			0.8	V
VI.	Input Clamp	Voltage	VCC = Min.	lj = - 18 mA	· · · · · · · · · · · · · · · · · · ·		1	-1.5		Ī	-1.2	V
	Hysteresis (√ _{T+} - ∨ _{T-})	V _{CC} = Min			0.2	0.4		0.2	0.4		V
ЮН	High Level Output Current		DM54		DM54		: -	-12	Ĺ	· 	- 12	
					DM74			-15	ļ	: +	- 15	mA
۷ОН	High Level Output Voltage		$V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V}$ $V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$			2.7	ļ Ļ		2.7		· • –	:
			V _{CC} = Min, V _{IH} = 2 V V _{IL} = 0.8 V, I _{OH} = -3 mA			2.4	3.4	!	2.4	3.4		V
			V _{CC} = Min, V _{IH} = 2 V V _{IL} = 0.5 V, I _{OH} = Max			2	ļ		2		: 	<u> </u>
lOL	Low Level Output Current				DM54	<u> </u>		12			48	mA
			+	_	DM74	- 	1	24			6.4	
	Low Level Output Voltage		VCC = Min	IOL = 12 m	7		•	0.4				
	ı		V _{IL} = 08 V V _{IH} = 2 V	: HOL = Max	DM54	÷		0.4			0.55	V
					DM74	<u> </u>		0.5			-	·
DZH	Off-State Output Current High Level Voltage Applied		$V_{O} = 2.7 \text{ V}$ $V_{CC} = \text{Max}$ $V_{O} = 2.4 \text{ V}$ $V_{H} = 0.8 \text{ V}$					20			·	μА
						+					50	
DZL	Off-State Out Low Level Vo		$V_{IH} = 2 V$ $V_{O} = 0.4 V$					-20				
			V _O = 0.5 V					-			-50	
	Input Current at Maximum Input Voltage		$V_{CC} = Max$ $V_{I} = 7 V$ $V_{I} = 5.5 V$ $V_{CC} = Max$ $V_{I} = 2.7 V$			+	·	0.1				mΑ
						+ -						
	High Level Input Current		VCC = Max.					20			50	μΑ
- ¦	Low Level Input Current		$V_1 = 0.4$					-02				mA_
1			VCC = Max	$V_1 = 0.5 V$	Any A	+					-400	μA
+			V00 = 140v	Any G				205			-2	m A
S	Short Circuit Output Curr		V _{CC} = Max	LS240, 241, 244		-40		-225	_50		-225	mA
	Supply Current	VCC = Max Outputs Open	Outputs High		T	,	13	23	-1			
				\$240 \$940	DM54		·			80	123	
					DM74 DM54	† 1	+		-+	80 95	135	
				\$241, 244 \$941	DM74	+	· - +			95		
				LS240		+	26	44		95	160	
			Low	LS241, 244		• +	27	46				
				S240	DM54	•			+	100	145	
1				S940	DM74	-	•	- +	-	100	150	m A
i		: : :		S241, 244	DM54	· · · · · · · ·				120	170	
			1	S941	DM74	†				120	180	ļ
			Outputs	LS240] [29	50				:
			Disabled	LS241, 244		: †	32	54	- +	•		
		! !	1	S240	DM54	1				100	145	!
			•	S940	DM74	, ,		•		100	150	:
				' ¦S241, 244 ¦	DM54		·			120	170	-
		í	I	S941	DM74	i		i		120	180	Ì

Note 1: All typical values are at V_{CC} ≈ 5 V. T_A ≈ 25 k.

Note 2: Not more than one output should be shorted at a time and duration should not exceed one second

POWER SUPPLY CIRCUIT DIAGRAM.



PART LIST.

RESISTERS

TRANSISTERS - 2N2907

Capacitors C1 & C2 -> 20 PF