

Design and implementation of Hybrid regenerative three phase power supply system combining Grid-Tie and UPS functions



A Project Report

Submitted by

N.VIKRANTH

0920105018

in partial fulfillment for the award of the degree

of

Master of Engineering

in

Power Electronics and Drives

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE – 641 049

(An Autonomous Institution Affiliated to Anna University of Technology, Coimbatore.) ANNA UNIVERSITY OF TECHNOLOGY: COIMBATORE

APRIL 2011

ANNA UNIVERSITY OF TECHNOLOGY: COIMBATORE

BONAFIDE CERTIFICATE

Certified that this project report entitled "Design and implementation of Hybrid regenerative three phase power supply system combining Grid-Tie and UPS functions" is the bonafide work of

N.Vikranth

Register No.0920105018

Who carried out the project work under my Supervision

Signature of the Head of the Department

Dr. Rani Thottungal

Signature of the Supervisor

Mrs.D. Rajalakshmi

Asst.Proffessor

Certified that the candidate with university Register No. 09201050 18 was examined in project viva voce Examination held on 27-4-11

Internal Examiner

External Examiner



BANNARI AMMAN INSTITUTE OF TECHNOLOGY

(An Autonomous Institution Affiliated to Anna Univesity Coimbations, Approved by AICTE, Accredited by NBA New Delhi and NAAC with An Grade) Sathyamangalam 638 401 Erode District Tamil Naduribidian



2nd National Conference on Industrial Technology

Certificate of Excellence

Dr./Mr./ Ms. NIKRANGH.

.....has presented

a paper titled Design. Ann. Implementation of Hybrig Regenterative shree..Phase..Pawer. Supry.. System...

dustrial Technology (NCIT'11) organized by in the National Confere

Electronics and Instrumentation Engineering

Mr. S.P. Selvaraj / Mr. K.S. Vairavel Organizing Secretaries

duving 4th - 5th Mayor 2011

Dr. D. Sharmila

Convener

Samor P

Dr. A. Shanmugam Principal

ACKNOWLEDGEMENT

I would like to express my sincere thanks and deep sense of gratitude to our HOD, Dr. Rani Thottungal EEE Department, for her valuable guidance, suggestions and encouragement paved way for the successful completion of the project work. We also thank him for her kind support and for providing necessary facilities to carry out the work. I wish our sincere thanks to my project coordinator Dr.Rani Thottungal associate Professor, Department of EEE who encouraged each and every steps of our project work.

I wish my honour, pleasure, privilege to express my deep sense of gratitude to the guide Mrs.D. Rajalakshmi, Asst.Proffessor, Department of EEE, Kumaraguru College of Technology for her valuable guidance and suggestions throughout the course of this project work. And also I wish to convey deep sense of gratitude to all the teaching and non-teaching staffs of EEE Department for their help and cooperation. Finally, I thank my parents for giving me the moral support and abundant blessings in all of my activities and to my dear friends who made me endure my difficult times with their unfailing humor and warm wishes.

ABSTRACT

A hybrid regenerative power system including photovoltaic (PV) and wind powers and combining the functions of the grid—tie system and uninterruptible power supply (UPS) for critical load applications is presented. The proposed system employs Three phase rectifier and Three phase inverter topology, Also the circuit employs three arm converter (DEF Arms) one arm for battery discharging and two arms for power conversion of the PV module and wind turbine generator. The operation modes include the grid—tie mode and the UPS mode depending on the grid status. A power balance control scheme is presented, which can reduce the grid power and utilize the regenerative power in the most effective way for fulfilling the two requirements of a three-stage power supply without the interruption of the load. Also, the PV and wind powers can be utilized with priority in order to provide the flexibility for adapting to local circumstances. A three-phase 1.2 kW/400 V three phase system is designed and implemented, and the effectiveness of the proposed system and control methodology are verified with some experimental results

TABLE OF CONTENTS

TITLE	Page No
ABSTRACT	v
LIST OF TABLES	vii
LIST OF FIGURES	vii
ABBREVIATIONS	v
1. INTRODUCTION	
1.1 Mode Of Operation	4
1.2 Objectives of project	5
1.3 Organization of the thesis	5
2. CIRCUIT CONFIGURATION AND OPERATION MODE OF THE	
PROPOSED HYBRID GENERATION SYSTEM	
2.1 System description and operating modes	7
2.2 Possible system configuration in designing the	
WTG/PV hybrid system	8
2.3 Three phase rectifier and three phase inverter	8
3. MODELLING AND CONTROLLER DESIGN OF THE 3 ARM CON ARMS	VERTERS (DEF
3.1 Design of input voltage controllers for the PV and WTG converter	s 11
3.2 Control circuits	13

3.2.1 Control circuit of three phase rectifier and three phase inver	rter 13
3.2.2 Control circuit of 3 arm converter (def arms)	14
3.3 Adaptive mppt controller	15
3.4 Photo voltaic cell model	16
4. SIMULATION MODULE OF THE PROPOSED HYBRID REGER	
4.1 MATLAB	18
4.2 Simulation circuit	19
4.4 Specifications of the Simulation Circuit	19
4.54,3 Simulation results	22
5. HARDWARE IMPLEMENTATION	
5.1 Block Diagram	23
5.2 Schematic diagram of proposed system	24
5.3Driver circuit	25
5.4 Pic16f877a microcontroller	25
5.4.1. Special features of pic microcontroller	26
5.5 Hardware testing and results	28
6. CONCLUSION AND FUTURE SCOPE	
6.1. Conclusion	33
6.2. Scope for future work	33

REFERENC	CES	34
APPENDIX	I Data Sheets	36
APPENDIX	II PIC 16F877A Data Sheets	45
APPENDIX	III PIC Programming	51
	LIST OF TABLES	
TABLE	TITLE	PAGE NO
1.	Specifications of the Simulation Circuit	20
	LIST OF FIGURES	
FIGURE	TITLE	PAGE NO
1.1	Possible system configurations in designing	
	the WTG/PV hybrid system	3
2.1	Modes of Operation	7
2.2.	three phas rectifier and three phase inverter	9
3.1. a	Control circuit of three phase rectifier and three phase inverte	r 13
3.1 b	Control circuit of 3 arm converter (DEF arms)	14
3.3	MPPT Controller	15
3.4	Photo voltaic cell connected to Boost converter circuit	16
4.1	Overall simulation circuit	19

5.1	Block diagram of the Prototype	23
5.2.	Schematic diagram of proposed system	24
5.3	Driver Circuit	25
	Characteristics of I-V curve of PV cell.Net current I	16
	Composed of light generated current Ipv and diode	
	current Id	
3.5	Cp vs lamda characteristics for wind turbine	22
3.6	Equivalent circuit and phasor diagram for PMSG	22
3.7	Equivalent circuit of Battery	25
3.8	Discharging characteristics of Battery	26
3.9	Charging characteristics of Battery	26
3.10	DC-DC Boost Converter Circuit	27
3.11	Waveform of Boost converter circuit	27
3.12	Single Phase inverter circuit	28
3.13	Single Phase inverter Gating Signal	28
4.1	Flow Chart of Optimal dispatch Controller	30
4.2	Circuit diagram for wind generator connected to DC bus	31
4.3	MPPT control loop	32


ABBREVATION

PWM Pulse Width Modulation

WTG Wind Turbine Generator

PV Photo Voltaic

MPPT Maximum Power Point Tracking



1. INTRODUCTION

Due to the fact that environmental concerns have constrained the use of polluted energy resources for electric power generation, the interest in looking for possible alternatives concerning clean and renewable energy sources is growing worldwide. The increasing number of renewable energy sources and distributed generators requires new control strategies for the operation and management of the power converters in order to maintain the reliability and improve the flexibility and quality of the new power supply system embedded with complex energy conversion units. In recent years, the wind turbine generator (WTG) and photovoltaic (PV) generation technologies have brought opportunities for utilizing wind and solar resources for electric power generation.

It is well known that renewable energy sources have unpredictable random behaviors; however, some of them, such as solar radiation and wind speed, have complementary features in many aspects. It has been reported that, the WTG/PV hybrid systems better than a single WTG or PV generation since it suppresses rapid changes in the output power of the single source such as the wind turbine system. In addition, based on the research results reported in, the grid interface of the WTG/PV hybrid system equipped with a battery storage/supply unit can greatly improve the system reliability and operating flexibility. Based on the operating functions, there are a number of possible system configurations in designing the WTG/PV hybrid system.

The stand-alone system configuration can provide a well-regulated load voltage but the reliability of power supply cannot be fully guaranteed, to overcome the above shortcoming a grid-supported stand-alone system configuration that has a well-regulated load voltage and also has a reliable three stage supply to the load by the means of (Grid, WTG & PV, battery bank). A grid—tie hybrid system allowing the injection of extra power from the WTG and PV to the load. In some design cases, the stand-alone and grid—tie configurations are combined to achieve better operating flexibility. It should be noted that the load voltage in these two configurations is not regulated and will be floating with the grid voltage.




Fig 1.1 Possible system configurations in designing the WTG/PV hybrid system

- a The stand-alone system
- b The grid-supported stand-alone system configuration
- c The grid-tie hybrid system configuration
- d The combined stand-alone and grid-tie configuration
- e The combined UPS and grid-tie configuration

1.1 MODES OF OPERATION

Based on the operating functions, there are a number of possible system configurations in designing the WTG/PV hybrid system as shown above in Fig. 1.1. The stand-alone system configuration shown in Fig. 1.1a can provide a well-regulated load voltage but the reliability of power supply cannot be fully guaranteed. To overcome the above shortcoming, Fig. 1.1b shows a grid-supported stand-alone system configuration that has a well-regulated load voltage and also has a reliable charging source for the battery bank. In low-battery voltage applications such as those shown in Figs. 1.1a and 1.1b, the **DC-to-DC Converter** is required to boost the voltage to a level that is high enough for the rear stage DC-to-AC Inverter; otherwise this stage can be omitted. A grid—tie hybrid system allowing the injection of extra power from the WTG and PV to the grid is shown in Fig. 1.1c. In some design cases, the stand-alone and grid—tie configurations are combined as shown in Fig. 1.1d to achieve better operating flexibility.

It should be noted that the load voltage in these two configurations is not regulated and will be floating with the grid voltage. So, for the critical load applications, the configuration combining on-line uninterruptible power supply (UPS) shown in Fig. 1.1e must be used. In this paper, we propose a Three phase rectifier and Three phase Inverter that Grid-Tie mode by connecting Grid and Load through AC-DC-AC conversion and a Three-arm (DEF Arm) converter Topology with three arms for the PV, WTG and battery to combine the on-line UPS and the grid-tie regenerative power system.

A novel power balance control scheme is presented. It is designed so as to reduce the grid power and utilize the regenerative power in the most effective way and, most importantly, to satisfy the two requirements of a three-stage supply to the load and no interruption of the load for high reliability. In addition, the utilization of PV and wind powers can be designed with priority. This feature is important for adapting to weather variations and local circumstances to enhance the flexibility and performance of the system. The detailed modeling and controller design of the converter is provided. A three-phase 1.2 kW/400 V system is designed and implemented, and the effectiveness of the proposed system and control methodology is verified with some experimental results.

1.2 OBJECTIVES OF THE PROJECT

The objective of this project is to

- To reduce the grid power as much as possible on the premise of ensuring system stability.
- To utilize the regenerative power in the most effective way to the load end.
- Utilizing Hybrid power generation for efficient power delivery

1.3 ORGANIZATION OF THESIS

Report Layout

CHAPTER 1

It describes the general introduction, aim and objective of the project.

CHAPTER 2

It describes the Circuit configuration and Operation modes of the proposed Hybrid generation system.

CHAPTER 3

Deals with the design of input voltage controllers for the PV and WTG converters

CHAPTER 4

Provides the simulation results of existing paper.

CHAPTER 5

Deals with discussion on results

CHAPTER 6

Deals with conclusion

CHAPTER 7

Future scope


CHAPTER 8

Gives the references.

CIRCUIT CONFIGURATION AND OPERATION MODE OF THE PROPOSED HYBRID GENERATION SYSTEM

2.1 SYSTEM DESCRIPTION AND OPERATING MODES:

According to the status of the grid, the proposed system can be divided into the grid—tie mode and the UPS mode. In practical operations, the grid—tie mode and the UPS mode also can be catalogued into two and three operation modes, respectively, based on various conditions of the PV, WTG, battery bank and the grid. In the grid—tie mode, the PV and WTG are operated at their maximum power point (MPP). As shown in Fig. 2.1a, if the total output power from the PV and WTG is higher than the load demand, The power from the (PV, WTG, BATTERY) is supplied to the load, At the same time as shown in the Fig. 2.1b if the GRID power fails as in the mode 2 the (PV, WTG, BATTERY) supplies the load until the grid status works again and this mode is meant as UPS mode.



- (a) The discharge mode
- (b) The grid supply mode


fig 2.1 Modes of Operation

2.2 POSSIBLE SYSTEM CONFIGURATION IN DESIGNING THE WTG/PV HYBRID SYSTEM:


The three phase rectifier and three phase inverter for AC-DC-AC conversion is proposed in this paper, This connects the Grid and the load, Along with that a three arm converter topology with three arms for the UPS rectifier—inverter and three arms for the PV, WTG and battery to combine the on-line UPS and the grid—tie regenerative power system. A novel power balance control scheme is presented. It is designed so as to reduce the grid power and utilize the regenerative power in the most effective way and most importantly to satisfy the two requirements of a three-stage supply to the load demand and no interruption of the load for high reliability. In addition, the utilization of PV and wind powers can be designed with priority. This feature is important for adapting to weather variations and local circumstances to enhance the flexibility and performance of the system. The detailed modeling and controller design of the converter is provided. A three phase 1.2 kW/400 V system is designed and implemented, and the effectiveness of the proposed system and control methodology is verified with some experimental results.

2.3 THREE PHAS RECTIFIER AND THREE PHASE INVERTER:

The three phase rectifier and three phase inverter for AC-DC-AC conversion is proposed in this paper, This connects the Grid and the load. This circuit employs a Three phase rectifier and three phase inverter, The 400V, 50 Hz voltage obtained at secondary of the Wye/Delta transformer is first rectified by a six pulse diode bridge. The filtered DC voltage is applied to an IGBT two-level inverter generating 50 Hz. The IGBT inverter uses Pulse Width Modulation (PWM) at a 2 kHz carrier frequency. The circuit is discredited at a sample time of 2.




(a)



(b)

Fig 2.2 a. Three phase rectifier and Three phase inverter and 3 Arm converter (DEF Arms)

b. Three phase rectifier and Three phase inverter.



MODELLING AND CONTROLLER DESIGN OF THE 3 ARM CONVERTERS (DEF ARMS):

Based on the need of balancing power flow and performing the energy management functions developed in all operating modes shown in Fig. 2.1, the required controllers designed for the DEF arms are presented in Fig. 4.2 b. For both the PV module and WTG, the same control structure can be applied; that is, the outer loop is designed for performing MPPT functions and to give the voltage commands, whereas the inner loop is dedicated for the required voltage controller to track the voltage commands. The duty parameters for the converters can then be decided by the regulated voltages operating with a PWM unit. Since the F-arm is designed for charging and discharging the battery bank, regulating DC-link voltage and balancing Power in real time, the related controllers is to be designed.

3.1 DESIGN OF INPUT VOLTAGE CONTROLLERS FOR THE PV AND WTG CONVERTERS:

Due to that fact that the same control structure and design method can be used for developing the related voltage controllers used in the PV and WTG, in this subsection, only the design details concerning the PV module are addressed. In this particular application case, the voltage to be regulated is on the input side of the converter rather than the voltage at its output terminal. To design the voltage controller, the transfer function describing the input voltage and the controlled voltage must be derived first. The designed converter system can be treated as a boost-type converter as shown in Fig. 4, in which the outputs of PV or WTG are modeled as a current source. Although the PV module characteristic is equivalent to a voltage source in series with a resistance near the MPP as well as the negative dP/dVp region, it can also be equivalent to a current source like the positive dP/dVp equations can be formulated

$$LdIi/dt = Vp-(1 - D) Vd$$

$$CdV/dt = Ip - Ii$$
 2

$$ReCdV/dt b V = Vp$$

In the continuous current mode (CCM), the ratio of input voltage and output voltage must satisfy the following expression

1

$$Vp = (1 - D)Vd$$

In the steady state

Applying a small disturbance to and using linearization techniques, one can have the small signal model of the converter formulated as follows

$$LdI i/dt = Vp + VdD$$

$$CdV/dt = -Ii$$


$$ReC dV/dt + V = Vp$$

By applying the Laplace transformation to (6 to 8) the transfer function of input voltage of the converter to the control duty can be obtained as expressed in

$$V p/D=[-(ReVb=L) (s p (1=CRe)] / [S2 p Re=L)sp(1=LC)]$$

3.2CONTROL CIRCUITS:


3.2.1 CONTROL CIRCUIT OF THREE PHASE RECTIFIER AND THREE PHASE INVERTER:



3.1 a. control circuit of three phase rectifier and three phase inverter

The load voltage is regulated at 1 pu by a PI voltage regulator using abc_to_dq and dq_to_abc transformations. The first output of the voltage regulator is a vector containing the three modulating signals used by the PWM Generator to generate the 6 IGBT pulses. The second output returns the modulation index.

3.2.2CONTROL CIRCUIT OF 3 ARM CONVERTER (DEF ARMS):




3.1 b control circuit of 3 arm converter (def arms)

In Figs. 3.1b MS1-MS3 is, respectively, the mode selecting switches for the PV, WTG and battery charger. In the grid- Tie operating mode, as shown in Figs. 2.1 a and b,

The DC-link voltage is regulated by the rectifier of the three-arm rectifier and three phase inverter. Both MS1 and MS2 are set to 0 to allow the PV and WTG to be operated at their MPP by the Designed MPPT controllers, and the MS3 of the battery arm (F-arm) is switched to receive the control signals from the battery charger. The charging current command is obtained from the voltage regulator of the charge controller with a limiter for setting the constant charging current level. The inner control loop of the charging controller is a current regulator designed to track the charging current command via a PWM control signal. When a grid blackout occurs, the system is switched to the UPS mode and the rectifier-arm (A-arm) of the three-arm rectifier-inverter is stopped. In this case, the MS3 will immediately connect the control signal of the battery-arm to the output of the DC voltage controller to take over the DC-link voltage regulation. For preventing over-current during the grid—tie mode and UPS-mode transition Period, the battery-arm has added a current limitation loop to provide damping of the response and protect the power switches as well.

This voltage control signal with direction information is accumulated with a memory cell and operated with a gain factor (Gain 2) to adjust the control voltage within a proper range. The summation of this control voltage and a given initial voltage (init voltage) passes through a limiter (Limiter 2). The open loop voltage of the PV module is chosen as the initial voltage to make the MPPT start working from that voltage and Limiter 2 is designed for setting the voltage operating range of the PV module. In this particular arrangement, the proposed MPPT controller is adaptive, that is, its adjusting speed of the MPPT is proportional to the slope of DP/DVp and the maximum adjusting speed is limited by Limiter 1. This design enables the MPPT to achieve a fast and precise tracking objective. The HCS method of the WTG in the proposed paper also employs the same MPPT controller as the PV module, except that the sampling time is longer to consider the WTG having a larger mechanical time constant.

3.4 PHOTO VOLTAIC CELL MODEL:



3.4 Photo voltaic cell connected to Boost converter circuit

Photo voltaic cell connected to boost converter circuit shown in Fig 3.4. The inputs of PV module are irradiance, temperature and the output is converted to a current source and then boosted, After boosting the DC voltage the terminals are connected to one of the arms of the DEF Arm controller. The output depends upon the amount of irradiance and temperature.

SIMULATION MODULE OF THE PROPOSED HYBRID REGENERATIVE SYSTEM

4.1 MATLAB

The name MATLAB stands for matrix laboratory. MATLAB is a high-performance language for technical computing. It Integrates computation, visualization, and programming in an easy-to-use environment where problems and solutions are expressed in familiar mathematical notation. In this project the modeling and simulation of the proposed system is done using MATLAB (using simulink and power system block set tool boxes).

SIMULINK

Simulink is a software package for modeling, simulating, and analyzing non linear dynamical systems. It is a graphical mouse-driven program that allows somebody to model a system by drawing a block diagram on the screen and manipulating it dynamically. Simulink is a platform for multi domain simulation and Model-Based Design for dynamic systems. It provides an interactive graphical environment and a customizable set of block libraries, and can be extended for specialized applications.

POWER SYSTEM BLOCK SET

The Power System Block set allows scientists and engineers to build models that simulate power systems. The block set uses the Simulink environment, allowing a model to be built using click and drag procedures. Not only can the circuit topology be drawn rapidly, but also the analysis of the circuit can include its interactions with mechanical, thermal, control, and other disciplines. Sim Power Systems extends Simulink with tools for modeling and simulating basic electrical circuits and detailed electrical power systems. These tools let you model the generation, transmission, distribution, and consumption of electrical power, as well as its conversion into mechanical power. Sim Power Systems is well suited to the development of complex, self-contained power systems, such as those in automobiles, aircraft, manufacturing plants, and power utility applications

4.2 SIMULATION CIRCUIT:




Fig 4.1 overall simulation circuit


In the Fig 4.1 the circuit can be classified into two parts as Grid-Tie mode and UPS mode operation. The input is 1.2KV/400 V three phase supply .The DC link voltage Vdc is taken as reference and is monitored by the DEF Arms controller. The load is regulated by the PI controller when the grid is working properly, when the grid fails immediately the DEF arm switches starts controlling the Load regulation by switching the PV, Wind Turbine Generator WTG and Battery as per the available renewable energy power from individual renewable energy source and battery. The control is provided from the 6 pulse PWM control. Either one of the mode is operated at a time.

TABLE.1 Specifications of the Simulation Circuit


Sl.No	Source/Elements	Parameter sp	ecification
1	AC Source	1.2KV/400 50 Hz	
2	DC Link Voltage	400 V	
_		Resistance Ron(Ohm)	= 0.001 Ohm
		Inductance Lon (H)	= 0 H
		Forward voltage V _f	= 1 V
2	IGBT	Current 10% fall time T _f	= 1e-6 s
		Current tail time T _t	= 2e-6 s
	`	Initial Current Ic	= 0 A
		Snubber resistance Rs (Ohn	ns) = 1e5 Ohm
		Snubber capacitance Cs (F)	$=\inf$
		Resistance Ron(Ohm)	= 0.001 Ohm
		Inductance Lon (H)	= 0 H
3	Rectifier	Forward voltage V _f	= 0.8 V
3	Rectifier	Initial Current I _c	= 0 A
		Snubber resistance Rs (Ohn	ns) = 100 Ohm
Snubber capacitance $Cs(F) = 0.1e-c$			
4	Inductance (L _r)	Inductance (H)	= 200e-6 H
		Resistance Ron(Ohm)	= 0.001 Ohm
		Inductance Lon (H)	= 0 H
		Forward voltage V _f	= 0.8 V
5	Capacitance (C _r)	Capacitance (F)	= 5000e-6 F
6	DC Link Capacitance (Cdc)	Capacitance(F)	= 5000e-6F
7	Pulse (P1)	Pulse type	= Time based
		Time (t)	= use simulation time
		Amplitude	= 1
		Period (Secs)	= 0.001 sec
		Pulse Width (% of period)	
		Phase delay (Secs)	= 0 sec
	Pulse (P2)	Pulse type	= Time based
ĺ		Time (t)	= use simulation time
		Amplitude	= 1
		Period (Secs)	= 0.001 sec
		Pulse Width (% of period)	= 50
		Phase delay (Secs)	= 0.00025 sec
8	Resistance (R)	Resistance (Ohms)	= 80 (Ohms)

9	Wind Power Generator	Rotor type: Squirrel Cage	
	module	Nominal power = 275e3	
	(3 phase Asynchronous Generator)	Voltage = 400V	
		Frequency = 50Hz	
		Stator Resistance Rs, Inductance Ls = 0.016 ohm, 0.06H	
		Rotor Resistance Rr, Inductance Lr = 0.015 ohm, 0.06H	
		Mutual Inductance Lm = 3.5 pu	
10	P V module	Irradiance = 800 W/m^2	
		Temprature = 20° C	
		Output Boost voltage (Vpv) = 250 V	
11	Battery	Battery type = Lithium-Ion	
		Nominal voltage = 400 V	
		Rated capacity = 4 AH	
		Initial state of charge = 100%	

4.3 SIMULATION RESULTS:



(a)



(b)

4.3 a. Grid- tie mode,

b. discharge mode.

HARDWARE IMPLEMENTATION

5.1 BLOCK DIAGRAM

In order to assess the performance of the proposed MPPT based PV power system, as shown in fig.1.13 is designed. In this prototype, module consists of PV panel, boost converter and five-level inverter (MOSFET IRFZ44), MOSFET Driver circuit and PIC microcontroller. Control algorithm is implemented in PIC Microcontroller, to maintain constant Inverter output voltage.




Fig. 5.1. Block diagram of the Prototype

5.2 SCHEMATIC DIAGRAM OF PROPOSED SYSTEM




Fig 5.2. Schematic diagram of proposed system

The Fig 5.2 shows the schematic diagram of proposed system, The line voltage is considered as the grid supply voltage, The circuit is designed for single phase system. The PIC microcontroller PIC 16F877A provides the switching signals to the MOSFETS (PWM1, PWM2). The PV, WTG, battery are considered is DEF arms, The line voltage is of 12 V, If the line voltage falls below the reference value automatically the microcontroller switches on the battery, WTG, or PV as per available power, The line voltage (grid supply) is tripped by the means of relay.

5.3DRIVER CIRCUIT

PC817 optocoupler consists of LED and photo diode. TIP 122 is a NPN transistor its collector is connected with the +12V and Emitter is connected with the ground. It is placed between optocoupler and FET because signal from optocoupler is not sufficient to run a FET. This drive is suitable for high current applications. MOSFET driver circuit is shown in fig.1.14. PIC microcontroller is the first RISC based microcontroller fabricated in CMOS (complementary metal oxide semiconductor) that uses separate bus for instruction and data allowing simultaneous access of program and data memory. The main advantage of CMOS and RISC combination is low power consumption resulting in a very small chip size with a small pin count. Flash technology is used in PIC16F877, so that data is retained even when the power is switched off. Easy programming and Erasing are other features of PIC 16F877.




fig.5.3 Driver Circuit

5.4 PIC16F877A MICROCONTROLLER

The microcontroller that has been used for this project is from PIC series. PIC microcontroller is the first RISC based microcontroller fabricated in CMOS (complementary metal oxide semiconductor) that uses separate bus for instruction and data allowing simultaneous access of program and data memory.

The main advantage of CMOS and RISC combination is low power consumption resulting in a very small chip size with a small pin count. The main advantage of CMOS is that it has immunity to noise than other fabrication techniques.

PIC(16F877): Various microcontrollers offer different kinds of memories.EEPROM, EPROM, FLASH etc. are some of the memories of which FLASH is the most recently developed. Technology that is used in PIC16F877 is flash technology, so that data is retained even when the power is switched off. Easy Programming and Erasing are other features of PIC 16F877.

5.4.1. SPECIAL FEATURES OF PIC MICROCONTROLLER:

CORE FEATURES:

•	High-performance	RISC	CPU
---	------------------	-------------	------------

- Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- Operating speed:

DC-20 MHz clock input

DC-200 ns instruction cycle

- Up to 18K × 14 words of Flash Program Memory
- Up to 368 × 8 bytes of Data Memory (RAM)
- Up to 256 × 8 bytes of EEPROM data memory
- Pin out compatible to the PIC 16C73/74/76/77
- Interrupt capability (up to 14 internal/ external)
- Eight level deep hardware stack
- Direct, indirect and relative addressing modes
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC Oscillator for reliable operation
- Programmable code-protection

- Power saving SLEEP mode
- Selectable Oscillator options
- Low-Power, high-speed CMOS EPROM/EEPROM technology
- Fully static design
- In-circuit serial Programming (ICSP) via two pins
- Only single 5V source needed for programming capability
- In-Circuit Debugging via two pins
- Processor read/write access to program memory
- Wide operating voltage range: 2.5V to 5.5V
- High Sink/Source Current: 25mA
- Commercial and Industrial temperature ranges
- Low-power consumption:

Less than 2mA typical @ 5V, 4MHz

Less than 20mA typical @ 3V, 32 KHz

Less than 1mA typical standby current

PERIPHERAL FEATURES:

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during sleep external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Two Capture, Compare, PWM modules
- 10-bit multi-channel Analog-to-Digital converter
- Synchronous Serial Port (SSP) with SPI. (Master Mode) and I2C. (Master/Slave)
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI) with 9-bit address detection
- Brown-out detection circuitry for Brown-out Reset (BOR)

PIN DIAGRAM OF PIC 16F877A:

_	U1		_
	MCLRn/Vpp	RB7/PGD	40
2	RA0/ANO	RB6/PGC	39
	RA1/AN1	RB5	38_
4	RA2/AN2/VREF-	RB4	37
5	RA3/AN3/VHEF+	RB3/PGM	36
5	RA4/ToCKI	RB2	35
	RA5/AN4/SSn	RB1	34
	RE0/AN5/RDn	RBo/INT	33
	RE1/AN6/WRn	Vdd2	32
10	RE2/AN7/CSn	Vss2	31
11	Vdd1	RD7/PSP7	30
1.2	Ves1	AD6/PSP6	29
13	OSC1/CLKIN	AD5/PSP5	28
14_	OSC2/CLKOUT	AD4/PSP4	27
15	RC0/T1OSO/T1CKI	PC7/RX/DT	26
15	RC1/T1OSI/CCP2	RC6/TX/CK	25
17	RC2/CCP1	RC5/SDO	24
18	RC3/SCK/SCL	FIC4/SDI/SDA	23
19	ADO/PSPo	FD3/PSP3	22
_20	RD1/PSP1	RD2/PSP2	21
	PIC16F877	, , , , , , , , , , , , , , , , , , ,	1

Fig 5.4. Pin diagram of PIC 16F877A

It has on chip Timers. There are 3 Timers for usage
 It has in built Analog to Digital Converter
 In built Multiplexer availability for signal Selection
 It has serial as well as parallel Communication facilities
 In built Capture, Compare and Pulse width modulation
 It has 5 Ports for Internal and External usage

5.5 HARDWARE TESTING AND RESULTS:

The fabricated Hardware of the proposed system is shown in fig 5.5, The pwm pulses are obtained from the microcontroller, The switching pulses to mosfet is shown in fig 5.6 and 5.7, A

constant 6 V is obtained, Finally the ac voltage is obtained by the inverter that is connected to the load, The output peak to peak voltage is 24V AC.




Fig 5.5 photograph of hardware



Fig5.6 Switching waveforms of MOSFET Switches




Fig5.7 Switching waveforms of MOSFET Switches




Fig5.8 Output DC voltage




Fig5.9 Inverter output voltage

CHAPTER 6

CHAPTER 6

CONCLUSION AND FUTURE SCOPE

6.1. CONCLUSION:

This paper presented a single phase multilevel inverter for PV application. It utilizes two reference signals and a carrier signal to generate PWM switching signals. The circuit topology, modulation law and operational principle of the proposed inverter were analysed in detail. A PI current control algorithm is implemented in microcontroller to optimize the performance of the inverter. Experimental results indicate that the THD of the five-level inverter is much lesser than that of the conventional three-level inverter. Output voltage and current are in phase at near-unity power factor.

6.2. SCOPE FOR FUTURE WORK:

The system proposed can further be modified by reducing the number of switches which will reduce switching losses and cost of the system, Further this system can be implemented in real time by connecting a Network based computer to the system and its attributes can be monitored through the computer.

REFERENCES

- [1] NEHRIR M.H., LAMERES B.J., VENKATARAMANAN G., GEREZ V,ALVARADO L.A.: "An approach to evaluate the general performance of stand-alone wind/photovoltaic generating systems", IEEE Trans. Energy Convers., 2000, 15, (4), pp. 433–439
- [2] NEHRIR M.H., WANG C., GUDA S.R.:" Alternative energy distributed generation: need for multi-source operation". 38th North American Power Symp. (NAPS), 2006,
- [3] WANG L., LIN T.J.: "Stability and performance of an autonomous hybrid wind-pv-battery system". Int. Conf. Intelligent Systems Applications to System (ISAP), 2007, pp. 1-6
- [4] VALENCIAGA F., PULESTON P.F.: "Supervisor control for a stand-alone hybrid generation system using wind and photovoltaic energy", IEEE Trans. Energy Convers., 2005, 20, pp. 398–405
- [5] VALENCIAGA F., PULESTON P.F.: "Supervisor control for a stand-alone hybrid generation system using wind and photovoltaic energy", IEEE Trans. Energy Convers., 2005, 20, (2), pp. 398–405
- [6] GIRAUD F., SALAMEH Z.M.: "Steady-state performance of a grid—tie rooftop hybrid wind—photovoltaic power system with battery storage", IEEE Trans. Energy Convers., 2001,16, (1), pp. 1–7
- [7] CARRASCO J.M., FRANQUELO L.G., BIALASIEWICZ J.T., ET AL.: "Power-electronic systems for the grid integration of renewable energy sources: a survey", IEEE Trans. Ind. Electron., 2006, 53, (4), pp. 1002–1016

- [8] ORTJOHANN1 E., OMARI O., LINGEMANN M., ET AL.: "An online control strategy for a modular dc coupled hybrid power system". 2007 European Conf. Power Electronics and Applications, 2–5 September 2007, pp. 1–10
- [9] KIM S.K., JEON J.H., CHO C.H., AHN J.B., KWON S.H.: "Dynamic modeling and control of a grid –tie hybrid generation system with versatile power transfer", IEEE Trans. Ind. Electron., 2008, 55, (4), pp. 1677–1688
- [10]. H.C. Chiang T.T. Mal Y.H. Cheng J.M. Chang W.N. Chang, "Design and implementation of a hybrid regenerative power system combining grid—tie and uninterruptible power supply functions" Published in IET Renewable Power Generation, 2009.

APPENDIX

IRF840B/IRFS840B

500V N-Channel MOSFET


General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar, DMOS technology.


This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supplies, power factor correction and electronic lamp ballasts based on half bridge.

Features

- 8.0A, 500V, $R_{DS(on)}$ = 0.8 Ω @V_{GS} = 10 V Low gate charge (typical 41 nC)
- · Low Crss (typical 35 pF)
- · Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability







Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		IRF840B	IRF\$840B	Units
V _{DSS}	Drain-Source Voltage		50	00	V
l ^D	Drain Current - Continuous (T _C = 25°C	()	8.0	8.0	A
	- Continuous (T _C = 100°	C)	5.1	5.1	A
I _{DM}	Drain Current - Pulsed	(Note 1)	32	32	A
V _{GSS}	Gate-Source Voltage		±;	30	V
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		320		mJ
AR	Avalanche Current	(Note 1)	8.0		A
E _{AR}	Repetitive Avalanche Energy (No		13.4		mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	3.5		V/ns
Po	Power Dissipation (T _C = 25°C)		134	44	W
	- Derate above 25°C		1.08	0.35	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150		°C
TL	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300		°C

Thermal Characteristics

Symbol	Parameter	IRF840B	IRFS840B	Units
Rejc	Thermal Resistance, Junction-to-Case Max.	0.93	2.86	°C/W
Recs	Thermal Resistance, Case-to-Sink Typ.	0.5		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient Max.	62.5	62.5	°C/W

Electrical Characteristics

T_C = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	500			V
ΔBV _{DSS} / ΔΤ _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		0.55		V/°C
IDSS	Zoro Ceto Voltago Droin Current	V _{DS} = 500 V, V _{GS} = 0 V			10	μА
	Zero Gate Voltage Drain Current	V _{DS} = 400 V, T _C = 125°C			100	μА
GSSF	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nΑ
GSSR	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Cha	racteristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2.0		4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 4.0 A		0.65	0.8	Ω
g _{FS}	Forward Transconductance	V _{DS} = 40 V, I _D = 4.0 A (Note 4)		7.3		S
Dynami C _{iss}	c Characteristics Input Capacitance	V = 25 V V = 0 V		1400	1800	pF
Coss	Output Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		1450	190	pF
Crss	Reverse Transfer Capacitance	1 - 1.0 MHz	<u> </u>	35	45	ρF
Switchi	ng Characteristics					
td(on)	Turn-On Delay Time	$V_{DD} = 250 \text{ V, } I_D = 8.0 \text{ A,}$		22	55	ns
t _r	Turn-On Rise Time	$R_G = 25 \Omega$		65	140	ns
td(off)	Turn-Off Delay Time			125	260	ns
t _f	Turn-Off Fall Time	(Note 4, 5)		75	160	ns
Q _g	Total Gate Charge	$V_{DS} = 400 \text{ V, I}_{D} = 8.0 \text{ A,}$		41	53	nC
Qgs	Gate-Source Charge	V _{GS} = 10 V		6.5		nC
Q _{gd}	Gate-Drain Charge	(Note 4, 5)		17		пC
Drain-S	ource Diode Characteristics ar	nd Maximum Ratings				
ls	Maximum Continuous Drain-Source Dio	de Forward Current			8.0	Α
SM	Maximum Pulsed Drain-Source Diode F	orward Current			32	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 8.0 A			1.4	V
rr	Reverse Recovery Time	V _{GS} = 0 V, I _S = 8.0 A,		390		ns
J ¹¹		dl _F / dt = 100 A/μs (Note 4)		1		

Notes: 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 9.0mH, i_{AS} = 8.0A, V_{DD} = 50V, R_{G} = 25 Ω . Starting T_{J} = 25°C 3. $I_{SD} \leq$ 8.0A, dil'dt \leq 200A/ μ s, $V_{DD} \leq$ BV $_{DSS}$. Starting T_{J} = 25°C 4. Pulse Test : Pulse width \cong 300 μ s, Duty cycle \cong 2% 5. Essentially independent of operating temperature

MC78XX/LM78XX


3-terminal 1A positive voltage regulator

Features


- · Output Current up to 1A
- Output Voltages of 5, 6, 8, 9, 10, 11, 12, 15, 18, 24V
- · Thermal Overload Protection
- Short Circuit Protection
- Output Transistor Safe Operating area Protection

Description

The MC78XX/LM78XX series of three-terminal positive regulators are available in the TO-220/D-PAK package and with several fixed output voltages, making them useful in a wide range of applications. Each type employs internal current limiting, thermal shut-down and safe operating area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 1A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.



Internal Block Digram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Input Voltage (for $V_O = 5V$ to 18V) (for $V_O = 24V$)	V _I V _I	35 40	V
Thermal Resistance Junction-Cases	Rejc	5	°C/W
Thermal Resistance Junction-Air	ReJA	65	°C/W
Operating Temperature Range (MC78XXCT/LM78XXCT/MC78XXCDT)	TOPR	0 ~ +125	٥С
Storage Temperature Range	TSTG	-65 ~ +150	°C

Electrical Characteristics (MC7805/LM7805)

(Refer to test circuit .0 $^{\circ}$ C < T_J < 125 $^{\circ}$ C, I_O = 500mA, V_I = 10V, C_I= 0.33 μ F, C_O= 0.1 μ F, unless otherwise specified)

Parameter	Symbol	ol Conditions		Conditions MC7805/LM7805		7805	11
	Symbol			Min.	Тур.	Max.	Unit
		TJ =+25 °C	· · · · · · · · · · · · · · · · · · ·	4.8	5.0	5.2	
Output Voltage	Vo	5.0mA ≤ Io ≤ 1.0A, P _O ≤ 15W V _I = 7V to 20V V _I = 8V to 20V		4.75	5.0	5.25	v
Line Regulation	ΔVο	1)/- T25.00	Vo = 7V to 25V	-	4.0	100	,,
Ellio Rogaldilon	200	TJ=+25 °C	Vi = 8V to 12V	-	1.6	50	mV
Load Regulation	ΔVO T.	TJ=+25 °C	10 = 5.0mA to 1.5A	-	9	100	m∨
			I _O =250mA to 750mA	-	4	50	
Quiescent Current	lQ.	TJ =+25 °C		-	5.0	8	mA
Quiescent Current Change	Ala	I _O = 5mA to 1	I.0A	-	0.03	0.5	
Quiescent Current Change	ΔlQ	V _I = 7V to 25V	1	-	0.3	1.3	mA
Output Voltage Drift	ΔV0/ΔΤ	10= 5mA		-	-0.8	-	mV/°C
Output Noise Voltage	VN	f = 10Hz to 10	00KHz, T _A =+25 °C	-	42	-	μV
Ripple Rejection	RR	f = 120Hz Vo = 8V to 18	BV	62	73	-	dB
Dropout Voltage	Vo	io = 1A, T _J =+25 °C		-	2	-	V
Output Resistance	Ro	f = 1KHz		-	15	-	mΩ
Short Circuit Current	Isc	VI = 35V, TA	=+25 °C	-	230		mA
Peak Current	lрк	T _J =+25 °C		-	2.2	-	Α

Load and line regulation are specified at constant junction temperature. Changes in Vo due to heating effects must be taken
into account separately. Pulse testing with low duty is used.

Electrical Characteristics (MC7806)

(Refer to test circuit .0°C < T_J < ± 125 °C, I_O = 500mA, V_I = 11V, C_I= 0.33 μ F, C_O= 0.1 μ F, unless otherwise specified)


		Conditions			MC7806		Unit
Parameter	Symbol			Min.	Тур.	Max.	
		T _J =+25 °C		5.75	6.0	6.25	
Output Voltage	Vo	$5.0 \text{mA} \le I_{Q} \le 1.0 \text{A}, P_{D} \le 15 \text{W}$ V _I = 8.0V to 21V V _I = 9.0V to 21V		5.7	6.0	6.3	٧
5		- 2505	V _I = 8V to 25V	-	5	120	m∨
Line Regulation	ΔVο	T _J =+25 °C	V ₁ = 9V to 13V	-	1.5	60	† mv
		ΔVO T _J =+25 °C	I _O =5mA to 1.5A	-	9	120	m∨
Load Regulation	ΔVO		Io =250mA to750A	-	3	60	
Quiescent Current	la	T _J =+25 °C		-	5.0	8	mA
	. 1	10 = 5mA to 1	A	-	_	0.5	mA
Quiescent Current Change	ΔIQ	ΔIQ V ₁ = 8V to 25V		-	-	1.3	1112
Output Voltage Drift	ΔV0/ΔΤ	Io = 5mA		-	-0.8	-	mV/°C
Output Noise Voltage	VN	f = 10Hz to 100	KHz, TA =+25°C	-	45	-	μ٧
Ripple Rejection	RR	f = 120Hz V _i = 9V to 19V		59	75	-	dB
Dropout Voltage	Vo	IO = 1A, TJ =+25 °C		-	2	-	٧
Output Resistance	Ro	f = 1KHz		-	19	-	mΩ
Short Circuit Current	Isc	V _I = 35V, T _A =	+25 °C	-	250	-	mA
Peak Current	İPK	T _J =+25 °C		-	2.2	-	Α

[•] Load and line regulation are specified at constant junction temperature. Changes in Vo due to heating effects must be taken into account separately. Pulse testing with low duty is used.

SIEMENS


SFH 610 SFH 611 SFH 615

2.8 kV TRIOS® OPTOCOUPLERS HIGH RELIABILITY



FEATURES

- Isolation Test Voltage: 2800 V
- High Current Transfer Ratios at 10 mA: 40-320% at 1 mA: 60% typical (>13)
- Fast Switching Times
- Minor CTR Degradation
- 100% Burn-In
- Field-Effect Stable by TRIOS
- Temperature Stable
- Good CTR Linearity Depending on Forward Current
- High Collector-Emitter Voltage V_{cE0}=70 V
- Low Saturation Voltage
- Low Coupling Capacitance
- End-Stackable in 2.54 mm Spacing
- High Common-Mode Interference Immunity (Unconnected Base)
- UL Approval #52744
- VDE Approval 0883
- VDE Approval 0884 (Optional with Option 1)



DESCRIPTION

The optically coupled isolators SFH 610, SFH 611 and SFH 615 feature a high current transfer ratio, low coupling capacitance and high isolation test voltage. They employ a GaAs LED as emitter, which is optically coupled with a silicon planar phototransistor as detector.

The components are incorporated in a plastic plug-in DIP-4 package.

The coupling devices are designed for signal transmission between two electrically separated circuits. The potential difference between the circuits to be coupled is not allowed to exceed the maximum permissible reference voltages.

The couplers are end-stackable in a 2 54 mm spacing and are considered as successor types for the couplers in metal case. The SFH 610, SFH 611 and SFH 615 differ in their arrangement of the terminal pins. Multicouplers can thus easily be implemented and conventional multicouplers can be replaced.

"TRansparent IOn Shield

Maximum Ratings

Emitter (GaAs LED)
Reverse Voltage
DC Forward Current 60 mA
Surge Forward Current (t≤10 µs)
Total Power Dissipation
Detector (Silicon Phototransistor)
Collector-Emitter Voltage 70 V
Collector Current
Collector Current (t ≤1 ms)
Total Power Dissipation
Optocoupler
Storage Temperature Range55°C to +150°C
Ambient Temperature Range
Junction Temperature
Soldering Temperature (max. 10 s) ¹⁾
Isolation Test Voltage ²⁾
(between emitter and detector referred
to standard climate 23/50 DIN 50014)
Isolation Resistance (V _{io} =500 V)

- Dip soldering minimum clearance from bottom edge of package 1.5 mm. Special soldering conditions apply when through-contacted circuit boards are used. Please request appropriate specification.

 District voltage in accordance with DIN 57883, draft 4/78.

Characteristics (T_A=25°C)


	` *			
Emitter (GaA	s LEO)			
Forward Volta	ge (l _s =60 mA)	٧,	1 25 (≤1 65)	٧
Breakdown V	(Aμ 01 = μ) egatic	V_	30 (≥6)	V
Reverse Curre	ent (V _a =5 V)	Ę	0 01 (≤10)	μΑ
Capacitance	(V _a =0 V, f=1 MHz)	Ċ,	25	ρF
Thermal Resis	stance	R	750	KW
Detector (Sile	con Phototransistor)			
Capacitance				
(V _{cx} =5 V, f=	1 MHz)	C _{c∈}	68	pF
Thermal Resis	stance	FL, LL	500	ΚN
Optocoupler				
Collector-Emi	tter Saturation Voltage			
(Ļ=10 mA,	l _e =2 5 mA)	VCEEAT	0 25 (≤0 4)	٧
Coupling Cap	acitance	V _{cerat} C _k	0 25	рF

The optocouplers are grouped according to their current transfer ratio ${\rm l_c}/{\rm l_c}$ at ${\rm V_{ce}}$ =5 V, marked by dash numbers

	-1	2	-3	7	
l_/l_ (l_=10 mA)	40-80	63-125	100 -200	160-320	%
l _c /l _r (l _r =1 mA)	30 (>13)	45 (>22)	70 (>34)	90 (>56)	%
Collector-Emitter Leakage Current (V _{cc} =10 V) (I _{cco})	2 (≤50)	2 (≤50)	5 (≤100)	5 (≤100)	nΑ

SWITCHING TIMES


Linear Operation (without saturation)




 $I_p=10$ mA, $V_{op}=5$ V, $T_A=25$ °C

Load Resistance	Ŕ	75	Ω
Turn-On Time	Ь	3.0 (≤5 6)	μs
Rise Time	t _a	20 (540)	μз
Turn-Off Time	torr	2 3 (≤4 1)	με
Fall Time	ţ	20 (≤35)	μs
Cut-Off Frequency	F _{co}	250	kHz

Switching Operation (with saturation)





Group	-1 (l _p =20 mA)	-2 and -3 (l _p = 10 mA)	4 (1 _p ≈5 mA)	
Turn-On Time to	3 0 (≤5 5)	4 2 (≤8 0)	6 0 (≤10 5)	μs
Rise Time 👢	2.0 (≤4 0)	30 (≤60)	4.6 (≤8 0)	μs
Turn-Off Time to	18 (≤34)	23 (≤39)	25 (≤43)	μs
Fall Time 1,	11 (≤20)	14 (≤24)	15 (≤26)	μs
V _{CCSM}		0 25 (≤0 4)	· •	V

1N4001 - 1N4007

Features

- . Low forward voltage drop.
- · High surge current capability.



DO-41 COLOR BAND DENOTES CATHODE

General Purpose Rectifiers (Glass Passivated)

Absolute Maximum Ratings* 7, = 25°C unless otherwise noted

Symbol	Parameter	Value							Units
		4001	4002	4003	4004	4005	4006	4007	1
V _{RRM}	Peak Repetitive Reverse Voltage	50	100	200	400	600	800	1000	V
I _{F(AV)}	Average Rectified Forward Current, .375 " lead length @ T ₄ = 75°C		J	·	1.0	<u> </u>			Α
I _{FSM}	Non-repetitive Peak Forward Surge Current 8.3 ms Single Half-Sine-Wave	30					A		
T _{stg}	Storage Temperature Range			-5	5 to +17	5			°C
Tj	Operating Junction Temperature			-5	5 to +17	5			°C

^{*}These ratings are limiting values above which the serviceability of any semiconductor device may be impaired.

Thermal Characteristics

Symbol	Parameter	Value	Units
P _D	Power Dissipation	3.0	W
Raja	Thermal Resistance, Junction to Ambient	50	°C/W

Electrical Characteristics T_A = 25°C unless otherwise noted

Symbol	Parameter	Device							Units
		4001	4002	4003	4004	4005	4006	4007	
V _F	Forward Voltage @ 1.0 A				1.1				V
l _{rr}	Maximum Full Load Reverse Current, Full Cycle T _s = 75°C				30				μА
l _R	Reverse Current @ rated V _R T _A = 25°C T _a = 100°C				5.0 500				µА µА
C ₇	Total Capacitance V _R = 4.0 V, f = 1.0 MHz				15				pF

Typical Characteristics




Figure 1. Forward Current Derating Curve




Figure 2. Forward Voltage Characteristics




Figure 3. Non-Repetitive Surge Current






Figure 4. Reverse Current vs Reverse Voltage

ARCHITECTURE OF PIC 16F877A



Pin Configuration of PIC16F877A



TIMER 0 CONTROL REGISTER:

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	
bit 7		•			·		bit 0	

bit 7: RBPU

bit 6: INTEDG

bit 5: TOCS: TMR0 Clock Source Select bit

1 = Transition on TOCKI pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4: T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on TOCKI pin

0 = Increment on low-to-high transition on T0CKI pin


bit 3: PSA: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0: PS2 PS1 PS0: Prescaler Rate Select bits

TIMER 0 BLOCK DIAGRAM:



TIMER 1 CONTROL REGISTER:

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
. —		T1CKPS1	T1CKPS0	TIOSCEN	TISYNC	TMR1CS	TMR10N	
bit7							bitO	

bit 7-6: Unimplemented: Read as '0'

bit 5-4: T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value

10 = 1:4 Prescale value

01 = 1:2 Prescale value

00 = 1:1 Prescale value

bit 3: T1OSCEN: Timer1 Oscillator Enable Control bit

1 = Oscillator is enabled

0 = Oscillator is shut off (The oscillator inverter is turned off to eliminate power drain)

bit 2: T1SYNC: Timer1 External Clock Input Synchronization Control bit

TMR1CS = 1

1 = Do not synchronize external clock input

0 = Synchronize external clock input

TMR1CS = 0

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

bit 1: TMRICS: Timer1 Clock Source Select bit

1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge)


0 = Internal clock (FOSC/4)

bit 0: TMR1ON: Timer1 On bit

1 = Enables Timer1

0 = Stops Timer1

TIMER 1 BLOCK DIAGRAM:



TIMER 2 CONTROL REGISTER:

U-0	R/W-0	R/W-0	R/W-0	R/W-0	P/W-0	R/W-0	F/W -0
<u> </u>	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit7							bitΩ

bit 7: Unimplemented: Read as '0'

bit 6-3: TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits


0000 = 1:1 Postscale

0001 = 1:2 Postscale

0010 = 1:3 Postscale

1111 = 1:16 Postscale

TIMER2 BLOCK DIAGRAM:



CCP1CON REGISTER/CCP2CON REGISTER:

<u>U-0</u>	U-0	R/W-D	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
-		CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit7			-				bit0

bit 7-6: Unimplemented: Read as '0'

bit 5-4: CCPxX:CCPxY: PWM Least Significant bits

Capture Mode: Unused

Compare Mode: Unused PWM Mode: These bits are the two LSB s of the PWM duty cycle. The eight MSB s are found in CCPRxL.

bit 3-0: CCPxM3:CCPxM0: CCPx Mode Select bits

0000 = Capture/Compare/PWM off (resets CCPx module)

0100 = Capture mode, every falling edge


0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge


- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, set output on match (CCPxIF bit is set)
- 1001 = Compare mode, clear output on match (CCPxIF bit is set)
- 1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is unaffected)
- 1011 = Compare mode, trigger special event (CCPxIF bit is set, CCPx pin is unaffected); CCP1 resets TMR1; CCP2 resets TMR1 and starts an A/D conversion (if A/D module is enabled)

11xx = PWM mode

CAPTURE MODE OPERATION BLOCK DIAGRAM:



COMPARE MODE OPERATION BLOCK DIAGRAM:



PIC PROGRAMMING:

```
#include<pic.h>
__CONFIG(0x20E4);
__CONFIG(0X3FFF);
#define S1 RB0
#define S2 RB1
#define S3 RB2
#define S4 RB3
#define SW RB5
unsigned int REFF1, INPUT1, REFF2, INPUT2;
unsigned char count;
delay(void);
delay1(void);
void main()
     TRISC=0;
     PORTC=0;
     TRISB=0;
     PORTB=0;
     TRISA=0XFF;
     RC2=1;
     ANSEL=0X0F;
     ANSELH=0;
     ADCON1=0x80;
     PR2=99;
     T2CON=0X04;
     CCP1CON=0X0C;
     CCPR1L=75;
     CCP2CON=0X0C;
     CCPR2L≃75;
     T1CON=0X01;
     TMR1L=0XF0;
     TMR1H=0XD8;
    GIE=PEIE=TMR1IE=1;
```

```
while(1)
    {
ADCON0=0X81;
        delay();
        GODONE=1;
        while (GODONE);
        REFF1=(ADRESH*256)+ADRESL;
        ADCON0=0X85;
        delay();
        GODONE=1;
        while (GODONE);
        INPUT1=(ADRESH*256)+ADRESL;
        ADCON0=0X89;
        delay();
        GODONE=1;
        while (GODONE);
        REFF2=(ADRESH*256)+ADRESL;
        ADCON0=0X8D;
        delay();
        GODONE=1;
        while (GODONE);
        INPUT2=(ADRESH*256)+ADRESL;
/**********
                 PWM LIMIT
                          ********
        if(INPUT1>410 && INPUT2>410)
        {
            if(CCPR1L<45)
                 CCPR1L=45;
            if(CCPR1L>85)
                 CCPR1L=85:
            if(CCPR2L<45)
                CCPR2L=45;
            if(CCPR2L>85)
                CCPR2L=85;
if(INPUT1>410 && INPUT2>410)
            delay1();
            if(REFF1>600)
                CCPR1L++;
```

```
delay();
               if(REFF1<605)
                    CCPR1L--;
               delay1();
               delay1();
               if(REFF2>600)
                    CCPR2L++;
               delay();
               if(REFF2<605)
                    CCPR2L--;
               delay1();
          }
if(INPUT1>700 && INPUT2>700)
               SW=1;
          if(INPUT1<600)
               SW=0;
               if(INPUT1<400)
                    SW=0;
                    CCPR1L=100;
               }
          }
          if(INPUT2<600)
               SW=0;
               if(INPUT2<400)
               {
                    SW=0;
                    CCPR2L=100;
               }
          }
     }
void interrupt isr()
    if(TMR1IF==1)
```

TMR1IF=0;

```
TMR1L=0XF0;
            TMR1H=0XD8;
            count++;
            if(count==1)
                 PORTB=0;
                 S1=1;
                 S2=1;
            if(count==2)
                 count=0;
                 PORTB=0;
                 S3=1;
                 S4=1;
            }
      }
}
delay()
     unsigned int i;
     for(i=0;i<100;i++);
}
delay1()
{
     unsigned int j;
     for(j=0;j<10000;j++);
}
```