

DIGITAL FREQUENCY AND SPEED MONITOR

PROJECT REPORT P-69


SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE AWARD
OF THE DEGREE OF BACHELOR OF ENGINEERING IN ELECTRICAL AND ELECTRONICS
ENGINEERING OF THE BHARATHIYAR UNIVERSITY, COIMBATORE-46

SUBMITTED BY

N. Kalaiarasi

A. Kingsley

S. Lakshmi Narasimhan



UNDER THE GUIDANCE OF

Miss. K. Rajeswari B.E.

Department of Electrical and Electronics Engineering

KUMARAGURU COLLEGE OF TECHNOLOGY

Coimbatore - 641 006

1989-90

Department of Electrical and Electronics Engineering
Kumaraguru College of Technology
Coimbatore - 641 006

Certificate

This is to certify that the Report entitled
Digital Frequency and Speed Monitor

has been submitted by

Mr _____

in partial fulfilment for the award of Bachelor of Engineering
in the Electrical and Electronics Engineering Branch of the
Bharathiyar University, Coimbatore-641 046 during the academic
year 1989-90

Dr. K. A. PALANISWAMY, B.E,M.Sc. (Engg),Ph.D.
M.T.E,C,Engg (I),FIE.

Professor and Head

Department of Electrical and Electronics Engineering
Kumaraguru College of Technology
Head of the Dept.
Coimbatore 641 006

Guide

Certified that the candidate was examined by us in the Project Work
Viva-Voce Examination held on _____ and the University
Register Number was _____

Internal Examiner

External Examiner

ACKNOWLEDGEMENT

At the outset we would like to place in record our gratitude and appreciation to Miss. K. RAJESWARA B.E., our guide, for her perspicacious guidance counselling and invaluable suggestions without which this project would not have been successful.

We profusely thank Mr. C. KRISHNASWAMY, B.E., (Electronics R & D, Premier instruments & Controls Ltd) who rendered it possible for us to submit this project. He had helped us unflaggingly at all stages of the project, despite a very tight schedule.

Our sincere thanks are due to Dr. K.A. PALANISWAMY, Professor & Head of the Department, Department of Electrical and Electronics for having allowed us to use all the facilities in the laboratory for our project. We also thank Dr. S. PADMANABHAN, Professor & Head of the Department, and the staff of the Department of Electronics and Communication Engineering for having helped us during the course of the project.

We would be failing in our duty if we don't thank our principal, Prof. R. PALANIVELU, for his kind patronage and encouragement.

- AUTHORS -

CONTENTS

PAGE NO

ACKNOWLEDGEMENT	1
1. CONTENTS	2
2. SYNOPSIS	3
3. INTRODUCTION	4
4. DESCRIPTION	5
4.1 DESCRIPTION OF POWER SUPPLY	7
4.2 ONE SECOND CLOCK PULSE	10
4.3 SPEED SENSOR	13
4.4 SPEED PULSE INTERFACE	14
4.5 LINE FREQUENCY AND INTERFACE	17
4.6 EXTERNAL FREQUENCY INTERFACE	19
4.7 COUNTER DISPLAY DRIVER	21
4.8 MODE SELECTION METHOD	24
4.9 P.C.B. DESIGN	25
5. TEST RESULTS	26
6. SPECIFICATIONS	27
7. SCOPE FOR IMPROVEMENT	28
8. CONCLUSION	30
9. REFERENCES	31
APPENDIX	

SYNOPSIS

This project work provides a Universal Counter for the measurement of speed, line frequency and external frequencies using digital techniques.

The Project has been designed and fabricated using innovative CMOS ICs. The heart of the system is the versatile, universal, presetable counter, display driver-7217 AAPI. An added advantage of this system is that it has been built with a 5 volt Power Supply which caters to the power needs of the unit.

Another attractive feature of this unit is that mode selection has been simplified by means of toggle switches. External adjustment and complicated fittment modifications have thus been done away with. The readings are digital (on seven segment displays) making them more accurate and easily readable.

INTRODUCTION

This system is extremely useful in labs, industries and power stations, where it is of extreme importance to monitor the mentioned parameters at the same time. Many different meters may be replaced using this single unit.

An important feature of this unit is that a NON CONTACT Proximity switch has been used as a sensor and hence the measurand is not loaded. The pulses from the sensor are shaped and fed to the main counter. A timing signal provided by crystal controlled oscillators has been used to improve accuracy.

The principle behind the measurement of frequency and speed is counting pulses every second and displaying them, hence the value of parameters at every second may be measured. The interface circuits have been designed for correct scaling factor, hence making the readings more accurate.

The present work has been done to develop and test a model using a monolithic IC 7217 AIPI with additional supporting CMOS ICs to optimise circuit flexibility and combine with its economy.

4. DESCRIPTION:

The measurement of the parameter input is performed by the conversion of a square pulse, monitoring it for one second, counting and displaying on an easy to read seven segment numeric display.

This system comprises of the following sections:-

1. Power Supply
2. One second pulse clock
3. Speed sensor
4. Speed pulse interface
5. Line frequency
6. Line frequency interface
7. External frequency interface
8. Counter display driver

A simplified block diagram of this unit has been shown in fig 4-1. In the forthcoming sections circuit diagrams and their design details have been given.




FIG. 4-1
FUNCTIONAL BLOCK DIAGRAM


DESCRIPTION OF POWER SUPPLY:

The power requirement of this system for normal operation is a regulated 5V DC. The three pin positive voltage regulator 7805 which offers high noise immunity and better regulation has been selected. 230 Volts stepped down to 6 Volts with 500 milliamperes is obtained by means of a suitable transformer. (It is necessary that for proper regulation the input voltage should be 2 Volts higher than the output voltage). A detailed circuit has been shown in fig 4.2.

CIRCUIT OPERATION:

The transformer T1 steps down an AC 230V to 6V. The 6V hence obtained is an AC. It is rectified by a diode bridge which comprises of diodes D1, D2, D3 and D4. The output wave form is smoothed by the capacitor C1, which acts as a filter capacitor. (For wave forms refer chapter 5 - Test Results). Capacitors C2 and C3 are used to suppress high frequency noises and reduce the ripple in the regulated supply.

Unregulated voltage is used for the sensor to reduce the loading on 7805. A red LED has been used in series with R1 to indicate Power ON.



PARTS LIST (FOR POWER SUPPLY)

D1, D2, D3, D4	IN 4001
C1	1000 Mfd \pm 20% 25V Radial
C2	10 Mfd \pm 20% 16V Radial
C3	0.1 Mfd \pm 20% 50V Ceramic
U1	IC 7305
TF1	230V/6V, 500 mA Transformer with CRGO core.
FUSE	250V 200mA

ONE SECOND CLOCK PULSE:

A crystal controlled oscillator has been used to generate one second clock pulse, to improve reliability and stability. A detailed circuit has been given in fig 4-3.

The IC U2 5369 has a built-in inverter cum divider with feed back resistors R2 and R3. Crystal XL oscillates at a frequency of 3.579 MHz. This frequency is divided to 60 Hz by the IC U2. Further division, 1/6, 1/10 is performed by U3 IC 4518. This gives an output of one second. A stable one second clock pulse is thus obtained.

PARTS LIST FOR ONE SECOND CLOCK PULSE:

R2 - 1K \pm 1% MFR, $\frac{1}{2}$ Watt

R3 - 20M \pm 1% MFR, $\frac{1}{2}$ Watt

R4 - 10K \pm 5% CFR, $\frac{1}{4}$ Watt

R5 - 100K \pm 5% CFR, $\frac{1}{2}$ Watt

C3 - 22 Pf \pm 20% Mica 50 Volts

C4 - 22 Pf \pm 20% Mica 50 Volts

C5,C6 - 0.1 Mfd \pm 20% Ceramic Disc 50 Volts

U2 - IC 5369 Plastic Dip

U3 - IC 4518 Plastic Dip

XL 3.579 MHz Crystal




FIG. 4.3
1 SECOND CLOCK PULSE

4.3

SPEED SENSOR:

The type of sensor used is a non contact type inductive proximity switch. It does not load shaft whose speed is to be measured. It detects the presence of metal upto a distance of 5mm from its face and gives a pulse for each metal crossing. The number of pulses selected is six, so that the pulse per revolution is well within the limitations of the sensor even at maximum speed.

$$\text{Maximum rpm to be measured} = 9999 \text{ Hz.}$$
$$= 10,000 \text{ Hz.}$$

$$\text{So, rps} = \frac{10,000}{60}$$

$$\text{At maximum rpm, number of pulses per second} = \frac{10,000}{60} \times 6$$
$$= 1,000 \text{ Hz.}$$

(that is 1 KHz)

So the sensor has been selected accordingly.

SPEED PULSE INTERFACE:

Pulses from the sensor vary from 0V to unregulated voltage. They are shaped to 0V-5V by transistor T1 and U5 (IC 4093) which acts as a schmitt trigger. A proper RC Combination is selected to shape more than 1KHz frequency at maximum rpm. (Refer Chapter-5 for test results).

$$R8 = 1\text{Kilo Ohm}$$

$$Vcc = 5\text{V}$$

$$Ic = 5/1000$$

$$= 5\text{mA}$$

$$\text{Assume } B \text{ of T1} = 50.$$

$$\text{Minimum IB to saturate T1} = 5/50$$

$$= 0.1\text{mA}$$

$$\text{Sensor output high voltage} = 6 \times \sqrt{2}$$

$$= 8.5 \text{ Volts}$$

Base resistance of T1 (R7) is selected as 10K to ensure full saturation of T1.

$$\text{Similarly Time Constant } R9 \times C10 = 10K \times 1\text{KPF}$$

$$= 10 \times 10^3 \times 1 \times 10^{-9}$$

$$= 10^{-5}$$

$$= 1/100 \text{ ms.}$$

$$= 1 \text{ KHz}$$

Maximum Frequency

$$= ? \text{ ms}$$

$$1 \text{ ms} \times C10$$

Therefore a proper filtering action is ensured without affecting the input number of pulses. This frequency is once again multiplied by 10 by means of a phase locked loop system and fed to the counter for further process.

$$\begin{aligned}\text{Number of pulses per revolution} &= 6 \times 10 \\ &= 60\end{aligned}$$

Assume an rpm of 'R'

Therefore number of pulses per minute = $R \times 60$

$$\begin{aligned}\text{number of pulses per second} &= R \times \frac{60}{60} \\ &= R\end{aligned}$$

So sampling time is selected as one second to count and display the input pulse which directly corresponds to rpm.

Fig 4-4 corresponds to the circuit diagram for speed pulse interface.

PARTS LIST FOR SPEED PULSE INTERFACE.

T1 BC 107
R7 1K CFR $\frac{1}{2}W \pm 5\%$
R8 100K CFR $\frac{1}{4}W \pm 5\%$
R9 10K CFR $\frac{1}{2}W \pm 5\%$
R10..... 100K CFR $\frac{1}{4}W \pm 5\%$
R11..... 1K CFR $\frac{1}{2}W \pm 5\%$
R12..... 6.8K CFR $\frac{1}{2}W \pm 5\%$
R13..... 4.7K CFR $\frac{1}{2}W \pm 5\%$
R14..... 1K CFR $\frac{1}{2}W \pm 5\%$
R15..... 1K CFR $\frac{1}{2}W \pm 5\%$
R16..... 1K CFR $\frac{1}{2}W \pm 5\%$
R17..... 4.7K CFR $\frac{1}{2}W \pm 5\%$
R18..... 4.7K CFR $\frac{1}{2}W \pm 5\%$
VR1..... 5K PRESET
C10..... 1 KPF DISC 50V
C11..... 0.1 MFD DISC 50V
C12..... 0.5 MFD DISC 50V
C13..... 0.001 MFD DISC 50V
C14..... 0.1 MFD DISC 50V
C15..... 0.5 MFD DISC 50V
C16..... 750 PF DISC 50V
C17..... 0.1 MFD DISC 50V
U5 IC 4093
U6 IC 565
U7 IC 7490




FIG: 4.4

LINE FREQUENCY AND INTERFACE:

For measurement of line frequency an AC of 6V at line frequency is obtained by stepping down the 230V supply by means of a suitable transformer. A diode D is used to get a half cycle of the line frequency. This half cycle voltage is clipped to 5.1 Volts. It is then shaped by schmitt trigger. Using a phase locked loop, the frequency is again multiplied by 10, so that the resolution of the frequency becomes 0.1 Hz.

The phase locked loop circuit and the interfacing circuit are the same as the circuits used for interfacing the speed sensor. Sampling time is selected as 1 sec, so that the output reading is in Hz.

Detailed circuit diagram for line frequency is shown in fig 4-5.

PART LIST FOR LINE FREQUENCY AND INTERFACE.

TF2	230V AC 50Hz / 6V 200mA.
D5	IN4001
ZD1	5.1V Z 400mV
R19	1K CFR $\frac{1}{2}W \pm 5\%$
R20	10K CFR $\frac{1}{2}W \pm 5\%$
C18	0.1 MFD 50V CERAMIC DISC
U5	IC 4093




FIG: 4.5

LINE FREQUENCY INTERFACE

EXTERNAL FREQUENCY INTERFACE:

Any frequency in the range of 0-9999 Hz may be measured by this part of the circuit. The waveform may be of any form (sinusoidal, triangular etc.). The input pulses are shaped to 0-5V square pulse by transistor T2 and IC 4093 which acts as a schmitt trigger. A proper RC Combination is selected for effective wave shaping.

$$R_{21} = 1 \text{ Kilo Ohm}$$

$$V_{CC} = 5V$$

$$I_C = 5/1000$$

$$= 5mA$$

$$\text{Assume } B \text{ of T2} = 50$$

$$\text{Maximum } I_B \text{ to saturate T2} = 5/50$$

$$= 0.1 mA$$

$$\text{Sensor output high voltage} = 6 \times \sqrt{2}$$

$$= 8.5V$$

Base resistance of T2 is selected to ensure full saturation of T2.

$$\text{Similarly, } R_{22} \times C_{19} = 10K \times 1 \text{ KPF}$$

$$= 10 \times 10^3 \times 1 \times 10^{-9}$$

$$= 10^{-5}$$

$$= 1/100 ms$$

$$\text{Maximum frequency} = 1 \text{ KHz} = 1 \text{ ms.}$$

$$1 \text{ ms } R_{22} \times C_{19}$$

Therefore a proper filtering action is ensured without affecting the input number of pulses. Sampling time is selected as one second to count and display the input pulse which directly corresponds to Hertz.

Fig. 4-6 corresponds to external frequency interface.

PARTS LIST FOR EXTERNAL FREQUENCY INTERFACE

R21	1K CFR $\frac{1}{2}W \pm 5\%$
R22	10K CFR $\frac{1}{2}W \pm 5\%$
R23	100K CFR $\frac{1}{2}W \pm 5\%$
R24	4.7K CFR $\frac{1}{2}W \pm 5\%$
R25	10K CFR $\frac{1}{2}W \pm 5\%$
R26	1K CFR $\frac{1}{2}W \pm 5\%$
C19	1 KPF CERAMIC DISC 50V
U5	IC 4093
T2	BC 107

CCCCCCCCCCCCCCCCCCCCCCCC




FIG: 4.6
External Frequency Interface.


COUNTER DISPLAY DRIVER:

This part of the circuit is the most important one and is designed using a 7217 AIPI which is a universal presettable counter and a common cathode display driver. It is a 28 pin IC with a built-in oscillator to operate the four displays in a multiplexed mode so as to minimize the power consumption. The reset and latch pulses are active low. Two monostables (using IC 4093) are connected in series. The 1 Hz clock pulse is fed to the first monostable whose output is connected to the latch pin of 7217 AIPI. During the falling edge of the 1 Hz pulse monostable gets triggered and goes low. Hence the counted output is latched to display and kept there till the next pulse goes to pin 9 of the 7217 AIPI. During the rising edge of this pulse the second monostable gets triggered and resets the counter to zero. The input pulses are once again counted from zero and latched to the display till the next reset pulse reaches pin 9. This process is cyclic and the readings are updated for every second. As a result the value of parameters for every second are obtained.

Detailed circuit diagram is shown in fig.4.7.

FIG : 4.7

COUNTER DISPLAY DRIVER




PARTS LIST FOR COUNTER DISPLAY DRIVER

U5	IC 4093
U8	IC 4093
U9	IC 7217 AIPI
C20	10 MFD 25V
C21	0.1 MFD DISC 50V
C22	0.1 MFD DISC 50V
C23	0.1 MFD DISC 50V
R27	22K CFR \pm 5% $\frac{1}{2}$ W
R28	22K CFR \pm 5% $\frac{1}{2}$ W
R29	560E CFR \pm 5% $\frac{1}{2}$ W
D6	IN4001
D7	IN4001
DP1	FND 500
DP2	FND 500
DP3	FND 500
DP4	FND 500

MODE SELECTION METHOD:

This unit offers easy mode selection which involves the closing of toggle switches corresponding to the circuit of the relevant parameter. All the closing of a toggle switch puts the necessary circuit into use. All the three inputs to the switches are permanently connected to the inputs of the AND gate while the switch ends are connected to the other inputs. During selection any one gate is kept in enable position by pulling the respective other input of the gate to high. All the outputs of the gate ORed via diode to the counter inputs. fig 4-8 shows circuit of mode selection.

fig 4-8 MODE SELECTION METHOD


PRINTED CIRCUIT BOARD DESIGN:

For making the Printed Circuit Board 1.8mm thick hylum based copper sheet was used. The layout was made using computer aided technology. SMART WORK software package supported the computer. Glimpses of some commands are as follows.

- F1 - Initiate a line
- F2 - Erase a line
- F3 - To make a hole
- F4 - To erase a hole
- F5 - To thicken a line
- F6 - To thin a line
- F7 - To make a finish point

The PCB is a single sided one. That is the circuit is on one side and the components are placed on the other. Fig 4-9 depicts the circuit side of the PCB.

5.0 TEST RESULTS AND WAVEFORMS



SPECIFICATIONS

Supply	:	230V AC , 50 Hz.
Maximum measurable speed	:	9999 rpm
Maximum measurable frequency	:	9999 Hz.
Line frequency	:	Minimum 30 Hz Maximum 75 Hz
	:	0.1 Hz for line frequency/speed
Resolution	:	$\pm 1\%$
Accuracy	:	
SENSOR:	:	Inductive type proximity switch
Type of sensor used	:	3V to 30V
Supply Voltage	:	NC
Output	:	100 mA
Maximum driving capacity	:	3mm
Maximum sensing distance	:	M 15
Size	:	Six teeth
Sensor wheel	:	Seven Segment Common Cathode
Display	:	

7.0 SCOPE FOR IMPROVEMENT:

By cascading another 7217 AAPI with the existing one four more digits may be added to the existing display. Thus the maximum r.p.m and maximum frequency that can be measured may be increased.

The PLL Technology used in our system is X10. Instead of this same technology with component values redesigned can give X100 which in turn increases the resolution of the requirement.

Duty cycle of any square wave form may also be measured. Instead of the to be measured pulse should be fed to the Latch-Reset monostables. For clock external 1ms pulse should be given for counting.

The Universal Counter 7217 AAPI has an in built preset facility also. This preset facility can be used to preset the maximum or minimum values of the counter. These values are constantly compared with the counter contents and equal is given out by the chip which may be used to activate a warning for some other system.

The same circuit with a little bit of modification on the peripheral circuit of the 7217 can be used as a preset counter of the number of events. The scheme for the above is given in fig 7.1.




FIG. 7.1

8. CONCLUSION

The various aspects of the project have been explained in the preceding chapters. This circuit enables digital measurement of speed, line frequency and an external frequency. As pointed out before (Chapter 7) if a few modifications are made in the existing circuit of the 7217 AIFI, the unit can be used as a warning system if a parameter exceeds preset values. Due to its low power consumptions this unit may be used to monitor parameters for any length of time as designed. The project was fabricated and tested and found working satisfactorily at the time of testing.

cccccccccc

REFERENCES

1. NATIONAL SEMICONDUCTORS DATA BOOK (MM SERIES)
2. CMOS MANUAL
3. TEXAS INSTRUMENTS INCORPORATED MANUAL
4. RCA DATA BOOK
5. SIGNETICS DATA BOOK
6. HOT IDEAS IN CMOS (INTERSIL DATA BOOK)
7. SIEMENS OPTO ELECTRONICS MANUAL
8. JOHN MARKUS' MODERN ELECTRONIC CIRCUITS REFERENCE MANUAL.

LIST OF FIGURES

4.1	FUNCTIONAL BLOCK DIAGRAM	6
4.2	POWER SUPPLY	8
4.3	1 SECOND CLOCK PULSE	12
4.4	SPEED PULSE INTERFACE	16
4.5	LINE FREQUENCY INTERFACE	18
4.6	EXTERNAL FREQUENCY INTERFACE	20
4.7	COUNTER DISPLAY DRIVER	22
4.8	MODE SELECTION METHOD	24
5.0	TEST RESULTS AND WAVE FORMS	26
7.1	IMPROVISATION	29



LM78XX Series

Voltage Regulators

LM78XX Series Voltage Regulators

General Description

The LM78XX series of three terminal regulators is available with several fixed output voltages making them useful in a wide range of applications. One of these is local on card regulation, eliminating the distribution problems associated with single point regulation. The voltages available allow these regulators to be used in logic systems, instrumentation, HiFi, and other solid state electronic equipment. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.

The LM78XX series is available in an aluminum TO-3 package which will allow over 1.0A load current if adequate heat sinking is provided. Current limiting is included to limit the peak output current to a safe value. Safe area protection for the output transistor is provided to limit internal power dissipation. If internal power dissipation becomes too high for the heat sinking provided, the thermal shutdown circuit takes over preventing the IC from overheating.

Considerable effort was expended to make the LM78XX series of regulators easy to use and minimize the number

of external components. It is not necessary to bypass the output, although this does improve transient response. Input bypassing is needed only if the regulator is located far from the filter capacitor of the power supply. For output voltage other than 5V, 12V and 15V the LM117 series provides an output voltage range from 1.2V to 57V.


Features

- Output current in excess of 1A
- Internal thermal overload protection
- No external components required
- Output transistor safe area protection
- Internal short circuit current limit
- Available in the aluminum TO-3 package


Voltage Range

LM7805C
5V
LM7812C
12V
LM7815C
15V


Schematic and Connection Diagrams




Metal Can Package TO-3 (K) Aluminum



Order Numbers:
LM7805CK
LM7812CK
LM7815CK
See Package KC02A



Plastic Package
TO-220 (T)



Order Number:
LM7805CT
LM7812CT
LM7815CT
See Package TO-220


Absolute Maximum Ratings

Input Voltage (V_{IN} = 5V, 12V and 15V)	35V
Internal Power Dissipation (Note 1)	Internally Limited
Operating Temperature Range (T_A)	0°C to +70°C
Maximum Junction Temperature (K Package)	150°C
(T Package)	125°C
Storage Temperature Range	-85°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C
TO-3 Package K	230°C
TO-220 Package T	

Electrical Characteristics LM78XXC (Note 2) $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$ unless otherwise noted.

OUTPUT VOLTAGE		5V	10V	15V	20V	25V	UNITS		
INPUT VOLTAGE (unless otherwise noted)	CONDITIONS	MIN	Typ	MAX	MIN	Typ	MAX		
V_O	$T_J = 25^\circ\text{C}$, $I_O < 10 \text{ mA}$	4.8	5	5.2	11.5	12	12.5	V	
	$PD \leq 15\text{W}$, $5 \text{ mA} \leq I_O \leq 1\text{A}$	4.75	5.25	11.4	12.6	14.25	15.75	V	
	$V_{MIN} \leq V_{IN} \leq V_{MAX}$	(7 < $V_{IN} \leq 20$)	(14.5 < $V_{IN} \leq 27$)	(17.5 < $V_{IN} \leq 30$)	V				
ΔV_O	$T_J = 25^\circ\text{C}$, ΔV_{IN}	3	50	4	120	4	150	mV	
	$I_O = 500 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$	(7 < $V_{IN} \leq 25$)	(14.5 < $V_{IN} \leq 30$)	(17.5 < $V_{IN} \leq 30$)	V				
	ΔV_{IN}	(8 < $V_{IN} \leq 20$)	(15 < $V_{IN} \leq 27$)	(18.5 < $V_{IN} \leq 30$)	V				
ΔV_O	$T_J = 25^\circ\text{C}$, $I_O \leq 1\text{A}$	3	50	50	120	120	150	mV	
	$0^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$	(7.3 < $V_{IN} \leq 20$)	(14.6 < $V_{IN} \leq 27$)	(17.7 < $V_{IN} \leq 30$)	V				
I_Q	$T_J = 25^\circ\text{C}$, $I_O \leq 1\text{A}$, $0^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$	5	mA	10	50	12	120	150	mV
	$5 \text{ mA} \leq I_O \leq 1\text{A}$	(8 < $V_{IN} \leq 12$)	(18 < $V_{IN} \leq 22$)	(20 < $V_{IN} \leq 26$)	V				
ΔV_O	$Load Regulation$	$T_J = 25^\circ\text{C}$, $I_O \leq 1\text{A}$	50	23	60	80	120	150	mV
	$5 \text{ mA} \leq I_O \leq 1\text{A}$	($V_{IN} - V_{O(\text{min})}$)	($V_{IN} - V_{O(\text{max})}$)	($V_{IN} - V_{O(\text{min})}$)	V				
I_Q	$Quiescent Current$	$I_J = 25^\circ\text{C}$, $T_J = 25^\circ\text{C}$	8	8	8	8	8	mA	
		$5 \text{ mA} \leq I_O \leq 1\text{A}$	8.5	8.5	8.5	8.5	8.5	mA	
ΔI_Q	$Quiescent Current Change$	$T_J = 25^\circ\text{C}$, $I_O \leq 1\text{A}$	0.5	0.5	1.0	1.0	1.0	mA	
		$V_{MIN} \leq V_{IN} \leq V_{MAX}$	(7.5 < $V_{IN} \leq 20$)	(14.8 < $V_{IN} \leq 27$)	(17.9 < $V_{IN} \leq 30$)	V			
V_N	$Output Noise Voltage$	$T_A = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$	40	40	1(4.5 < $V_{IN} \leq 25$)	1(7.5 < $V_{IN} \leq 30$)	1(8.5 < $V_{IN} \leq 28.5$)	V	
	ΔV_{IN}	$f = 120 \text{ Hz}$	62	80	55	72	54	70	dB
	ΔV_{OUT}	$I_O \leq 500 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$	62	62	1.5	2.1	2.4	2.4	mV/C
R_O	$Dropout Voltage$	$T_J = 25^\circ\text{C}$, $OUT = 1\text{A}$	2.0	2.0	1.8	1.8	1.8	V	
	$Short-Circuit Current$	$I = 1 \text{ kHz}$	8	8	1.5	2.1	2.4	2.4	mA
	$Peak Output Current$	$T_J = 25^\circ\text{C}$	2.1	2.1	2.4	2.4	2.4	A	
	$Average TC of OUT$	$0^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$, $I_O = 5 \text{ mA}$	0.6	0.6	1.5	1.5	1.8	1.8	mV/C
V_{IN}	$Input Voltage Required to Maintain Line Regulation$	$T_J = 25^\circ\text{C}$, $I_O \leq 1\text{A}$	7.3	7.3	14.6	17.7	17.7	V	

LM78XX Series



NOTE 1: Thermal resistance of the TO-3 package (K , K_C) is typically $4^\circ\text{C}/\text{W}$ junction to case and $35^\circ\text{C}/\text{W}$ case to ambient.

NOTE 2: All characteristics are measured with capacitor across the input of $0.1\mu\text{F}$, and a capacitor across the output of $0.1\mu\text{F}$. All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ($t_w \leq 10\text{ms}$, duty cycle $\leq 5\%$). Output voltage changes due to changes in internal temperature must be taken into account.



MM5369 Series 17 Stage Oscillator/Divider

General Description

The MM5369 is a CMOS integrated circuit with 17 binary divider stages that can be used to generate a precise reference from commonly available high frequency quartz crystals. An internal pulse is generated by mask programming the combinations of stages 1 through 4, 16 and 17 to set or reset the individual stages. The MM5369 is advanced one count on the positive transition of each clock pulse. Two buffered outputs are available; the crystal frequency for tuning purposes and the 17th stage output. The MM5369 is available in an 8-lead dual-in-line epoxy package.

Features

- Crystal oscillator
- Two buffered outputs
- Output 1 crystal frequency
- Output 2 full division
- High speed (4 MHz at V_{DD} = 10V)
- Wide supply range 3–15V
- Low power
- Fully static operation
- 8 lead dual-in-line package
- Low current

Options

- MM5369AA
- MM5369EYR
- MM5369EST

Connection and Block Diagrams




FIGURE 1
Order Number MM5369N
See NS Package N08E

Absolute Maximum Ratings

Voltage at Any Pin	-0.3V to V _{CC} +0.3V	Maximum V _{CC} Voltage	16V
Operating Temperature	0°C to +70°C	Operating V _{CC} Range	3V to 15V
Storage Temperature	-65°C to +150°C	Lead Temperature (Soldering, 10 seconds)	300°C
Package Dissipation	500 mW		

Electrical Characteristics

TA within operating temperature range, V_{SS} = GND, 3V ≤ V_{DD} ≤ 15V unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
		V _{DD} = 15V		10	μA
Quiescent Current Drain	V _{DD} = 10V, I _N = 4.19 MHz	1.2		2.5	mA
Operating Current Drain	V _{DD} = 10V	DC		4.5	MHz
Frequency of Oscillation	V _{DD} = 6V	DC		2	MHz
Output Current Levels	V _{DD} = 10V				
Logical "1" Source	V _O = 5V	500		500	μA
Logical "0" Sink	V _O = 10V	10 = 10 μA		9.0	V
Output Voltage Levels	V _{DD} = 10V			1.0	V
	Logical "1"				
	Logical "0"				

Note: For 3.58 MHz operation, V_{DD} must be ≥ 10V.

Functional Description

DIVIDER

A connection diagram for the MM5369 is shown in Figure 1 and a block diagram is shown in Figure 2.

TIME BASE

A precision time base is provided by the interconnection of a 3.579 545 Hz quartz crystal and the RC network shown in Figure 3 together with the CMOS inverter/ampifier provided between the OSC IN and the OSC OUT terminals. Resistor R₁ is necessary to bias the inverter for class A amplifier operation. Capacitors C₁ and C₂ in series provide the parallel load capacitance required for precise tuning of the quartz crystal.

The network shown provides > 100 ppm tuning range when used with standard crystals trimmed for C_L = 12 pF. Tuning to better than ±2 ppm is easily obtainable.

OUTPUTS

A pulse is generated when divider stages 1 through 4, 16 and 17 are in the correct state. By mask options, this pulse is used to set or reset individual stages of the counter. Figure 4 shows the relationship between the duty cycle and the programmed modulus.





FIGURE 2

MM536

Functional Description (Continued)



*To be selected based on V_{DD} used
FIGURE 3. Crystal Oscillator Network




FIGURE 4. Plot of Divide-By vs Duty Cycle




FIGURE 5. Typical Current Drain vs Oscillator Frequency





FIGURE 6. Output Waveform for Standard MM536AA

CD54/74HC4518, CD54/74HCT4518 CD54/74HC4520, CD54/74HCT4520

File Number 1665

High-Speed CMOS Logic



Dual Synchronous Counters

CD54/74HC/HCT4518 — BCD
CD54/74HC/HCT4520 — Binary

- Positive or Negative Edge Triggering
- Synchronous Internal Carry Propagation

FUNCTIONAL DIAGRAM

The RCA CD54/74HC4518 and CD54/74HCT4518 are dual BCD up-counters. The RCA CD54/74HC4520 and CD54/74HC4520 are dual binary up-counters. Each device consists of two independent internally synchronous 4-stage counters. The counter stages are D-type flip-flops having interchangeable CLOCK and ENABLE lines for incrementing on either the positive-going or the negative-going transition of CLOCK. The counters are cleared by high levels on the MASTER RESET lines. The counter can be cascaded in the ripple mode by connecting Q3 to the ENABLE input of the subsequent counter while the CLOCK input of the latter is held low.

The CD54HC/HCT4518 and CD54HC/HCT4520 are supplied in 16-lead ceramic dual-in-line packages (H suffix). The CD74HC/HCT4518 and CD74HC/HCT4520 are supplied in a 16-lead plastic dual-in-line packages (E suffix) and in 16-lead surface mount plastic dual-in-line packages (M suffix). The CD54/74HC/HCT4518/4520 are also supplied in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
- Standard Outputs - 10 LS-TTL Loads
- Bus Driver Outputs - 15 LS-TTL Loads
- Wide Operating Temperature Range:
- CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LS-TTL Logic ICs
- Alternate Source is Philips/Sigmetics
- CD54HC/CD74HC Types:
- 2 to 6 V Operation
- High Noise Immunity:
- $N_h = 30\% \text{ of } V_{cc} @ V_{cc} = 5 \text{ V}$
- CD54/74HC/CD74HC Types:
- 4.5 to 5.5 V Operation
- Direct LS-TTL Input Logic Compatibility
- $V_L = 0.8 \text{ V Max.}, V_H = 2 \text{ V Min.}$
- CMOS Input Compatibility
- $I_L \leq 1 \mu\text{A} @ V_{cc}, V_{oh}$




Fig. 1 — CD54/74HC/HCT4518 Logic Diagram




Fig. 2 — CD54/74HC/HCT4520 Logic Diagram



TERMINAL ASSIGNMENT

92CS-384546R

TRUTH TABLE			
CP	E	MR	ACTION
—	H	L	Increment Counter
L	—	L	Increment Counter
—	X	L	No Change
X	—	L	No Change
—	L	L	No Change
H	—	L	No Change
X	X	H	Q0 thru Q3 = L
			Q0 thru Q3 = H

✓ = Don't Care H = High State L = Low State
 ✓ = low-to-high transition
 ✓ = high-to-low transition




Fig. 3 — Detail of each D Flip-Flop

Technical Data**CD54/74HC4518, CD54/74HCT4518
CD54/74HC4520, CD54/74HCT4520****MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE, (V_{cc}): (Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{in} (FOR $V_i < -0.5$ V OR $V_i > V_{cc} - 0.5$ V)	$\pm 20\text{mA}$
DC OUTPUT DIODE CURRENT, I_{out} (FOR $V_o < -0.5$ V OR $V_o > V_{cc} - 0.5$ V)	$\pm 25\text{mA}$
DC DRAIN CURRENT, I_D (PER OUTPUT Pin) (FOR -0.5 V $< V_o < V_{cc} - 0.5$ V)	$\pm 25\text{mA}$
DC V_o OR GROUND CURRENT, PER PIN (I_{cg})	$\pm 50\text{mA}$
POWER DISSIPATION PER PACKAGE (P _d)	500 mW
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	400 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	70 mW
OPERATING-TEMPERATURE RANGE (T_A): PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg}): LEAD TEMPERATURE (DURING SOLDERING)	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING) At distance $1/16$ \pm $1/32$ in. (1.58 ± 0.79 mm) from case for 10 s max. Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+265^\circ\text{C}$ $+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A = \text{Full Package-Temperature Range}$) V_{cc} :			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_m , V_{out}	0	V_{cc}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ\text{C}$
CD54 Types	-55	+125	$^\circ\text{C}$
Input Rise and Fall Times, t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD4093B Types

CMOS Quad 2-Input NAND Schmitt Triggers

High-Voltage Types (20 Volt Rating)

The RCA-CD4093B consists of four Schmitt-trigger circuits. Each circuit functions as a two-input NAND gate with Schmitt-trigger action on both inputs. The gate switches at different points for positive- and negative-going signals. The difference between the positive voltage (V_p) and the negative voltage (V_n) is defined as hysteresis voltage (V_H) (see Fig. 2).


The CD4093B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic package (E suffix), 14-lead ceramic flat package (K suffix), and in chip form (H suffix).

Features:

- Schmitt-trigger action on each input with no external components
- Hysteresis voltage typically 0.9 V at $V_{DD} = 5$ V and 2.3 V at $V_{DD} = 10$ V
- No immunity to noise greater than 50 times the noise limit on input rise and fall times
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μ A at 18 V over full package-temperature range, 100 nA at 15 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices" (see Fig. 2).

Applications:

- Wave and pulse shapers
- High-noise-environment systems
- Monostable multivibrators
- Astable multivibrators
- NAND logic



FUNCTIONAL DIAGRAM

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range ($T_A = \text{Full Package-Temp. Range}$)	3	18	V

MAXIMUM RATINGS, Absolute Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

(Voltage referenced to V_{SS} Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS

POWER DISSIPATION PER PACKAGE (PD):

For $T_A = -40$ to +60°C (PACKAGE TYPE E)

For $T_A = -55$ to +125°C (PACKAGE TYPES D, F, K)

For $A = +100$ to 25°C (PACKAGE TYPES D, F, K)

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

PORT A = FULL PACKAGE-TEMPERATURE RANGE (Ain Package Type)

OPERATING-TEMPERATURE RANGE, (T_A):

PACKAGE TYPES D, F, K, H

STORAGE-TEMPERATURE RANGE, (T_S):

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10 s, max.

-55 to +125°C

-65 to +180°C

+265°C

V_{DD} input on terminals 1, 5, 8, 12 or 26, 9, 13, other inputs to V_{DD} .

b Input on terminals 1 and 2, 5 and 6, 9, or 12 and 13, other inputs to V_{DD} .




Fig. 1 - Logic diagram—1 of 4 Schmitt triggers.

STATIC ELECTRICAL CHARACTERISTICS


CHARACTERISTIC	LIMITS AT INDICATED TEMPERATURES (°C)			
	CONDITIONS	Values at -55, 25, +125	Values at -40, +25, +85	Units
V_O (V)	V_{DD} (V)	-55 -40 +85 +125	-40 +85	MAX.
V_{IN} (V)	-	0.5 5 1 1	30 30 -	MIN. TYP.
Quiescent Device Current, I_{DD}	-	0.10 10 2 2	60 60 -	0.02 1
I_{DD} Max.	-	0.15 15 4 4	120 120 -	0.02 2
Positive Trigger Threshold Voltage, V_p Min.	-	0.20 20 20 20	600 600 -	0.04 20
Positive Trigger Threshold Voltage, V_p Max.	-	5 2.2 2.2 2.2	2.2 2.2 -	2.9
V_p Max.	-	10 4.6 4.6 4.6	4.6 4.6 -	5.9
V_p Min.	-	15 6.8 6.8 6.8	6.8 6.8 -	8.8
V_p	-	26 2.6 2.6 2.6	2.6 2.6 -	3.3
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	7	-	
b 15 6.3 6.3 6.3	6.3 6.3 6.3 6.3	9.4	-	
b 15 3.6 3.6 3.6	3.6 3.6 3.6 3.6	-	2.9	
b 10 7.1 7.1 7.1	7.1 7.1 7.1 7.1	-	5.9	
b 15 10.8 10.8 10.8	10.8 10.8 10.8 10.8	-	10.8	
b 5 4 4 4	4 4 4 4	-	3.3	
b 10 8.2 8.2 8.2	8.2 8.2 8.2 8.2	-	8.2	
b 15 12.7 12.7 12.7	12.7 12.7 12.7 12.7	-	9.4	
b 5 0.9 0.9 0.9	0.9 0.9 0.9 0.9	-	1.9	
Negative Trigger Threshold Voltage, V_N Min.	-	15 2.5 2.5 2.5	2.5 2.5 2.5 2.5	-
b 5 4 4 4	4 4 4 4	-	5.8	
b 5 1.4 1.4 1.4	1.4 1.4 1.4 1.4	-	2.3	
b 10 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	5.1	
b 15 4.8 4.8 4.8	4.8 4.8 4.8 4.8	-	7.3	
b 5 2.8 2.8 2.8	2.8 2.8 2.8 2.8	-	1.9	
b 10 5.2 5.2 5.2	5.2 5.2 5.2 5.2	-	3.9	
b 15 7.4 7.4 7.4	7.4 7.4 7.4 7.4	-	5.8	
b 5 3.2 3.2 3.2	3.2 3.2 3.2 3.2	-	3.2	
b 10 6.6 6.6 6.6	6.6 6.6 6.6 6.6	-	5.1	
b 15 9.6 9.6 9.6	9.6 9.6 9.6 9.6	-	7.3	
b 5 0.3 0.3 0.3	0.3 0.3 0.3 0.3	-	0.9	
b 10 1.2 1.2 1.2	1.2 1.2 1.2 1.2	-	2.3	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5.6 5.6	-	3.5	
b 15 1.6 1.6 1.6	1.6 1.6 1.6 1.6	-	3.5	
b 5 3.4 3.4 3.4	3.4 3.4 3.4 3.4	-	3.4	
b 10 5.6 5.6 5.6	5.6 5.6 5			

CD4073B, CD4081B, CD4082B Types


CMOS AND Gates

Features:

- Medium-Speed Operation – t_{PLH} , $t_{PHL} = 60 \text{ ns}$ (typ.) at $VDD = 10 \text{ V}$
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at $VDD = 5 \text{ V}$
- 2 V at $VDD = 10 \text{ V}$
- 2.5 V at $VDD = 15 \text{ V}$
- Standardized, symmetrical output characteristics
- 5-V-10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard specifications for Description of 'B' Series CMOS Devices"



**CD4081B
FUNCTIONAL DIAGRAM**



**CD4082B
FUNCTIONAL DIAGRAM**

CD4073B, CD4081B, CD4082B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS	LIMITS AT INDICATED TEMPERATURES (°C)					
		Values at -55, +25, +125 Apply to D, F, K, H Packages		Values at -40, +25, +85 Apply to E Package		Values at -25	
Quiescent Device Current, IDD Max.	$VDD = 10 \text{ V}$	-0.10	0.5	0.25	0.5	7.5	-0.01
Output Low (Sink Current, IOL Min.)	$VDD = 10 \text{ V}$	-0.15	1.5	1	30	30	-0.01
Output High (Source Current, IOH Min.)	$VDD = 10 \text{ V}$	-0.20	20	5	150	150	-0.02
Output Voltage, VOL Max.	$VDD = 10 \text{ V}$	0.4	5	0.64	0.61	0.42	0.36
Output Voltage, VOL Min.	$VDD = 10 \text{ V}$	0.5	15	1.0	1.5	1.1	1.3
Output Voltage, VOL Max.	$VDD = 5 \text{ V}$	4.6	5	-0.64	-0.61	-0.42	-0.36
Output Voltage, VOL Min.	$VDD = 5 \text{ V}$	2.5	5	-2	-1.8	-1.3	-1.6
Input Low, VIL Max.	$VDD = 10 \text{ V}$	9.5	10	-1.6	-1.5	-1.1	-1.3
Input Low, VIL Min.	$VDD = 10 \text{ V}$	13.5	15	-4.2	-4	-2.8	-3.4
Input High, VIH Min.	$VDD = 10 \text{ V}$	-	5	0.05	-	0	0.05
Input High, VIH Max.	$VDD = 10 \text{ V}$	-	10	0.05	-	0	0.05
Input High, VIH Min.	$VDD = 5 \text{ V}$	-	15	0.05	-	0	0.05
Input High, VIH Max.	$VDD = 5 \text{ V}$	-	10	4.95	5	4.95	5
Input Low, VIL Max.	$VDD = 5 \text{ V}$	-	10	9.95	10	9.95	10
Input Low, VIL Min.	$VDD = 5 \text{ V}$	-	15	14.95	15	14.95	15
Input Low, VIL Max.	$VDD = 10 \text{ V}$	-	10	5	1.5	5	1.5
Input Low, VIL Min.	$VDD = 10 \text{ V}$	-	15	1.5	-	-	-
Input High, VIH Max.	$VDD = 10 \text{ V}$	-	10	3	-	-	-
Input High, VIH Min.	$VDD = 10 \text{ V}$	-	15	4	-	-	-
Input High, VIH Max.	$VDD = 5 \text{ V}$	-	10	5	3.5	5	3.5
Input High, VIH Min.	$VDD = 5 \text{ V}$	-	15	10	7	10	7
Input Current, IIN Max.	$VDD = 10 \text{ V}$	-	1.5	1.35	1.1	1.1	-
Input Current, IIN Min.	$VDD = 10 \text{ V}$	-	1.1	0.18	±0.1	±0.1	±0.1
Input Current, IIN Max.	$VDD = 5 \text{ V}$	-	1.5	1.35	1.1	1.1	-
Input Current, IIN Min.	$VDD = 5 \text{ V}$	-	1.1	0.18	±0.1	±0.1	±0.1

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	-0.5 to +20 V
(Voltages referenced to VSS Terminal)	-0.5 to $VDD + 0.5 \text{ V}$
DC INPUT CURRENT, ALL INPUTS	±10 mA
DC INPUT CURRENT, ANY ONE INPUT	±0.5 to 10 mA
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	600 mW
For $T_A = -40$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	600 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, K)	500 mW
For $T_A = -100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D, F, K)	500 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T_A = FULL PACKAGE TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING TEMPERATURE RANGE (T_A):	
PACKAGE TYPES D, F, K, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE RANGE (T _{stg}):	-65 to $+100^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch ($1.69 \pm 0.79 \text{ mm}$) from case for 10 s max.	+285°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	TEST CONDITIONS	ALL TYPES LIMITS	UNITS
Supply-Voltage Range (For $T_A =$ Full Package Temperature Range)	$VDD = 5 \text{ V}$	3	18

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^\circ\text{C}$, Input $t_{PLH}, t_{PHL} = 20 \text{ ns}$, and $C_L = 50 \text{ pF}, R_L = 200 \text{ k}\Omega$

CHARACTERISTIC	TEST CONDITIONS	ALL TYPES LIMITS	UNITS
Propagation Delay Time, t_{PLH} , t_{PHL}	$VDD = 10 \text{ V}$	5	125
Transition Time, t_{THL}, t_{TLH}	$VDD = 10 \text{ V}$	5	100
Input Capacitance, C_{IN}	Any Input	–	5




Fig. 3 – Typical voltage transfer characteristics.




Fig. 4 – Typical propagation delay time as a function of load capacitance.




Fig. 5 – Typical output low (sink) current characteristics.




Fig. 6 – Minimum output low (sink) current characteristics.




Fig. 1 – Schematic diagram for CD4081B (1 of 4 identical gates).




Fig. 2 – Logic diagram for CD4082B (1 of 4 identical gates).

CD4073B, CD4081B, CD4082B Types




Fig. 15—Quiescent device current test circuit.




Fig. 16—Input current test circuit.




Fig. 17—Input-voltage test circuit.

TERMINAL ASSIGNMENTS

J-A-B-C-D	I-H-G-F-E	V _{DD}
0	13	1
2	12	G
3	11	MIG H
4	10	I-L-E F
5	9	D
6	8	C
7	7	B
8	6	A
9	5	NC
10	4	NC
11	3	NC
12	2	NC
13	1	NC
14	0	NC

TOP VIEW

92CS-24536

CD4081B

NC NO CONNECTION

92CS-24537A

CD4082B

TOP VIEW

92CS-24538

CD4073B

TOP VIEW

92CS-24539

CD4073B


TOP VIEW

92CS-24538


CD4073B

TOP VIEW


92CS-24539



Dimensions and pad layout
for CD4073B.



Dimensions and pad layout
for CD4081B.



Dimensions and pad layout
for CD4082B.

The photographs and dimensions of each CMOS chip represent one chip in a package. When the basic chip dimensions are indicated, grid graduations are in millimeters (10—3 mm). Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in inches (10—3 in.).

Dimensions in parentheses may differ slightly from the nominal chip, therefore, may differ slightly from the nominal dimensions shown. When the basic chip dimensions are indicated, grid graduations are in inches (10—3 in.).

When the basic chip dimensions are indicated, grid graduations are in inches (10—3 in.).

Dimensions shown are in inches (10—3 in.).

Dimensions shown are in inches (10—3 in.).



Industrial Blocks

LM565/LM565C Phase Locked Loop

General Description

The LM565 and LM565C are general purpose phase locked loops containing a stable, highly linear voltage controlled oscillator for low distortion FM demodulation, and a double balanced mixer for carrier suppression. The VCO frequency is set with an external resistor and capacitor, and a tuning range of 10:1 can be obtained with the same capacitor. The characteristics of the closed loop system—bandwidth, response speed, capture and pull in range—may be adjusted over a wide range with an external resistor and capacitor. The loop may be broken between the VCO and the phase detector for insertion of a digital frequency divider to obtain frequency multiplication.

The LM565H is specified for operation over the -55°C to +125°C military temperature range. The LM565CH and LM565CN are specified for operation over the 0°C to +70°C temperature range.


Features

- 200 ppm/°C frequency stability of the VCO
- Power supply range of ±5 to ±12 volts with 100 ppm/% typical
- 0.2% linearity of demodulated output
- Linear triangle wave with in phase zero crossings available
- TTL and DTL compatible phase detector input and square wave output
- Adjustable hold in range from ±1% to >±60%

Applications

- Data and tape synchronization
- Modems
- FSK demodulation
- FM demodulation
- Frequency synthesizer
- Tone decoding
- Frequency multiplication and division
- SCA demodulators
- Telemetry receivers
- Signal regeneration
- Coherent demodulators.

Schematic and Connection Diagrams



Metal Can Package



Order Number LM565CN
See NS Package N10C
See NS Package N10C
See NS Package N10C

LM565/LM565C

Absolute Maximum Ratings


Supply Voltage	±12V
Power Dissipation (Note 1)	300 mW
Differential Input Voltage	±1V
Operating Temperature Range LM565H	-55°C to +125°C
LM565CH, LM565CN	0°C to 70°C
Storage Temperature Range	-65°C to +150°C
Lend Temperature (Soldering, 10 sec)	300°C

Electrical Characteristics (AC Test Circuit, TA = 25°C, VC = ±16V)


PARAMETER	CONDITIONS	LM565			LM565C			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Power Supply Current		8.0	12.5	8.0	12.5	8.0	12.5	mA
Input Impedance (Pins 2, 3)	-AV < V2, V3 < 0V	7	10	5	250	500	500	kΩ
VCO Maximum Operating Frequency	C0 = 2.7 pF	300	500	300	300	300	300	kHz
Operating Frequency		-100	300	-200	500	500	500	ppm/°C
Temperature Coefficient		0.01	0.1	0.05	0.1	0.05	0.2	%/V
Frequency Drift with Supply Voltage		2	2.4	3	2	2.4	3	Vpp
Triangle Wave Output Voltage		0.2	0.75	0.5	0.5	0.5	1	%
Triangle Wave Output Linearity		4.7	5.4	4.7	5.4	5.4	5.4	Vpp
Square Wave Output Level		5	5	5	5	5	5	kΩ
Output Impedance (Pin 4)		45	50	55	40	50	60	%
Square Wave Duty Cycle		20	100	20	20	20	20	ms
Square Wave Rise Time		50	200	50	200	50	200	ns
Square Wave Fall Time		0.6	1	0.6	1	0.6	1	ns
Output Current Sink (Pin 4)		6400	6800	6800	6800	6800	6800	7200
VCO Sensitivity		4.25	4.5	4.75	4.0	4.5	4.5	mV/V
Demodulated Output Voltage (Pin 7)	±10% Frequency Deviation	250	300	350	200	300	400	400
Total Harmonic Distortion		0.2	0.75	0.2	0.75	0.2	1.5	mA
Output Impedance (Pin 7)		3.5	4.0	3.5	4.0	3.5	4.0	kΩ
DC Level (Pin 7)		4.25	4.5	4.75	4.0	4.5	4.5	V
Output Offset Voltage (V7 - V6)		30	100	50	100	50	200	200
Temperature Drift of V7 - V6		500	500	500	400	500	500	μV/°C
AM Rejection		30	40	68	9	55	68	dB
Phase Detector Sensitivity Kd		0.6	0.6	0.9	0.55	0.55	0.95	V/radian

Note 1: The maximum junction temperature of the LM565 is 150°C, while that of the LM565C and LM565CN is 100°C. For operation at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W(junction to ambient) or 45°C/W(junction to case). Thermal resistance of the dual-in-line package is 100°C/W.

Typical Applications



Typical Performance Characteristics



Applications Information

In designing with phase locked loops such as the LM565, the important parameters of interest are:

$$f_o \cong \frac{1}{3.7 R_o C_0}$$

LOOP GAIN: relates the amount of phase change between the input signal and the VCO signal for a shift in input signal frequency (assuming the loop remains in lock). In servo theory, this is called the "velocity error coefficient".

$$\text{Loop gain} = K_o K_D \left(\frac{1}{\text{sec}} \right)$$

$$K_o = \text{oscillator sensitivity} \left(\frac{\text{radians/sec}}{\text{volt}} \right)$$

$$K_D = \text{phase detector sensitivity} \left(\frac{\text{volts}}{\text{radian}} \right)$$

The loop gain of the LM565 is dependent on supply voltage, and may be found from:

$$K_o K_D = \frac{33.6 f_o}{V_c}$$

f_o = VCO frequency in Hz

V_c = total supply voltage to circuit.

Loop gain may be reduced by connecting a resistor between pins 6 and 7; this reduces the load impedance on the output amplifier and hence the loop gain.

HOLD IN RANGE: the range of frequencies that the loop will remain in lock after initially being locked.

$$f_H = \pm \frac{8 f_o}{V_{c_{\text{min}}}}$$

f_o = free running frequency of VCO

$V_{c_{\text{min}}}$ = total supply voltage to the circuit.

THE LOOP FILTER

In almost all applications, it will be desirable to filter the signal at the output of the phase detector (pin 7) this filter may take one of two forms:



Simple Loop Filter

A simple lag filter may be used for wide closed loop bandwidth applications such as modulation following where the frequency deviation of the carrier is fairly high (greater than 10%), or where wideband modulating signals must be followed.

Damping Time Constant vs Natural Frequency
Capacitor C_2 should be much smaller than C_1 since its function is to provide filtering of carrier. In general $C_2 \leq 0.1 C_1$.

LM565/LM565C

The natural bandwidth of the closed loop response may be found from:

$$f_n = \frac{1}{2\pi} \sqrt{\frac{K_o K_D}{R_1 C_1}}$$

Associated with this is a damping factor:

$$\delta = \frac{1}{2} \sqrt{\frac{1}{R_1 C_1 K_o K_D}}$$

For narrow band applications where a narrow noise bandwidth is desired such as applications involving tracking slowly varying carrier, lead lag filter should be used. In general, if $1/R_1 C_1 < K_o K_D$, the damping factor for the loop becomes quite small resulting in large overshoot and possible instability in the transient response of the loop. In this case, the natural frequency of the loop may be found from


$$f_n = \frac{1}{2\pi} \sqrt{\frac{K_o K_D}{R_1 + R_2}}$$

$$\tau_1 + \tau_2 = (R_1 + R_2) C_1$$


R_2 is selected to produce a desired damping factor δ , usually between 0.5 and 1.0. The damping factor is found from the approximation:

$$\delta \approx \pi \tau_2 f_n$$

These two equations are plotted for convenience.



Filter Time Constant vs Natural Frequency



Damping Time Constant vs Natural Frequency
Capacitor C_2 should be much smaller than C_1 since its function is to provide filtering of carrier. In general $C_2 \leq 0.1 C_1$.

Signetics

7490, LS90 Counters

Decade Counter Product Specification

Logic Products

DESCRIPTION

The '90 is a 4-bit ripple-type Decade Counter. The device consists of four master-slave flip-flops internally connected to provide a divide-by-two section and a divide-by-five section. Each section has a separate Clock input to initiate state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes.

A gated AND asynchronous Master Reset (MR₁-MR₂) is provided which overrides both clocks and resets (clears) all the flip-flops. Also provided is a gated AND asynchronous Master Set (MS₁-MS₂) which overrides the clocks and the MR inputs, setting the outputs to nine (HLLH).

Since the output from the divide-by-two

section is not internally connected to the

successing stages, the device may be

operated in various counting modes. In a

BCD (8421) counter the CP₁¹ input must

be externally connected to the Q₀ output.

The CP₀ input receives the incoming

count producing a BCD count sequence.

In a symmetrical Bi-quinary divide-by-ten

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT
7490	30MHz	30mA
74LS90	42MHz	9mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ± 25%; T _A = 0°C to +70°C
Plastic DIP	N7490N, N74LS90N

NOTE: For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
CP ₀	Input	2 <u>l</u>	6 <u>l</u> /S <u>l</u>
CP ₁	Input	4 <u>l</u>	8 <u>l</u> /S <u>l</u>
MR, MS	Inputs		1 <u>l</u>
Q ₀ - Q ₃	Outputs	10 <u>l</u> /S <u>l</u>	


NOTE: Where a 74 unit load (l) is understood to be 40 μ A |_H and -1.6mA |_L, and a 74LS unit load (S|_L) is 20 μ A |_H and -0.4mA |_L.

Since the Q₀ output must be connected externally to the CP₁ input. The input count is then applied to the CP₁ input and a divide-by-ten square wave is obtained at output Q₀. To operate as a divide-by-five and a divide-by-two counter the CP₀ input is used to obtain a divided-by-five operation at the Q₃ output.


LOGIC SYMBOL (IEEE/IEC)



LOGIC SYMBOL



PIN CONFIGURATION




V_{CC} = Pin 5
GND = Pin 10

7490, LS90

Counters

LOGIC DIAGRAM — FUNCTION TABLE



BCD COUNT SEQUENCE — FUNCTION TABLE

COUNT	OUTPUTS			
	Q ₀	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	L	L	H	L
4	L	L	L	H
5	H	H	L	L
6	H	L	H	L
7	H	L	L	H
8	L	L	L	H
9	H	H	H	H

NOTE:
Output Q₀ connected to input CP₁.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER	74	74LS	UNIT	
V _{CC}	7.0	7.0	V	
V _{IN}	-0.5 to +5.5	-0.5 to +7.0	mA	
I _{IN}	-30 to +5	-30 to +1	mA	
Voltage applied to V _{OUT} in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V	
Operating free-air temperature range	0 to 70	0 to 70	°C	

NOTE:
V_{IN} is limited to +5.5V on CP₀ and CP₁ inputs on the 74LS90 only.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	74			74LS			UNIT
	Min	Nom	Max	Min	Nom	Max	
V _{CC}	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IL}	High-level input voltage	2.0		2.0			V
I _{IK}	Low-level input voltage		+0.8		+0.8		mA
I _{OL}	Input clamp current		-12		-18		mA
I _{OH}	High-level output current		-800		-400		μA
I _{OL}	Low-level output current		16		8		mA
T _A	Operating free-air temperature	0	70	0	70	70	°C

NOTES:
1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at V_{CC} = 5V, T_A = 25°C.
3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
4. I_{CC} is measured with all outputs open, both MR inputs grounded following momentary connection to 4.5V, and all other inputs grounded.
5. The maximum limit for the 54LS90 only is 80μA for CP₀ and 160μA for CP₁ inputs.



ICM7217 Series

ICM7227 Series

4-Digit CMOS Up/Down Counter/ Display Driver


FEATURES

- Four decade, presettable up/down counter with parallel zero detect
- Settable register with contents continuously compared to counter
- Directly drives a multiplexed 7 segment common anode or common cathode LED displays
- On-board multiplex scan oscillator
- TTL compatible BCD I/O port, carry/borrow, equal, and zero outputs
- Display blank control for lower power operation; quiescent power dissipation < 5mW
- All terminals fully protected against static discharge
- Single 5V supply operation


DESCRIPTION

The ICM7217 and ICM7227 are four digit, presettable up/down counters, each with an onboard presettable register continuously compared to the counter. The ICM7217 variations are intended for use in hardwired applications where thumbwheel switches are used for loading data, and simple SPDT switches are used for chip control. The ICM7227 versions are for use in processor-based systems, where presetting and control functions are performed under processor control.

PIN CONFIGURATIONS (outline dwgs J1, P1)



COMMON ANODE



ORDERING INFORMATION

Display Option	Count Option	28-Lead Package	Order Part Number
Common Anode	Decade/9999	GERDIP	ICM7217U
Common Cathode	Decade/9999	PLASTIC	ICM7217AIP
Common Cathode	Timer/5959	GERDIP	ICM7217BJP
Common Cathode	Timer/5959	PLASTIC	ICM7217CJP
Common Anode	Decade/9999	GERDIP	ICM7227U
Common Anode	Decade/9999	PLASTIC	ICM7227AIP
Common Cathode	Timer/5959	GERDIP	ICM7227BJP
Common Cathode	Timer/5959	PLASTIC	ICM7227CJP

ICM7217/7227

ABSOLUTE MAXIMUM RATINGS

Power Dissipation (common anode/Creditip)	1W	Note 1
Power Dissipation (common cathode/Plastic)	0.5W	Note 1
Supply Voltage V ⁺ - V _Y
Input Voltage (any terminal)	V ⁺ + 0.3V, Ground -0.3V Note 2	
Operating temperature range	-20°C to +85°C	
Storage temperature range	-55°C to +125°C	

OPERATING CHARACTERISTICS

V⁺ = 5V ±10%, TA = 25°C, Test Circuit, Display Diode Drop 1.7V, unless otherwise specified

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply current (Lowest power mode)	I ^L (7217)	Display Off, LC, DC, UP/DN, ST, RS, BCD I/O Floating or at V ⁺ (Note 3)	350	500	μA	
Supply current (Lowest power mode)	I ^L (7227)	Display off (Note 3)	300	500	μA	
Supply current (Operating)	I ^{SUPPLY}	Common Anode, Display On, all "8's"	175	200	mA	
Supply Voltage	V ⁺	Common Cathode, Display On, all "8's"	85	100	mA	
Digit Driver output current	I ^{DIG}	Common anode, V _{OUT} = V ⁺ - 2.0V	4.5	5	5.5	V
Segment driver output current	I ^{SEG}	Common anode, V _{OUT} = +1.3V	140	200	mA	
Segment driver output current	I ^P	V _{OUT} = V ⁺ - 2V (See Note 3)	-25	-40	mA	
ST, RS, UP/DN input pullup current	Z _{IN}	V _{OUT} = V ⁺ - 2V (See Note 3)	5	25	μA	
3 level input impedance	V _{BH}	ICM7217 common anode (Note 4) (V ⁺ = 5.0V)	1.3	100	kΩ	
BCD I/O input high voltage	V _{BH}	ICM7217 common cathode (Note 4) (V ⁺ = 5.0V)	0.03	0.03	V	
BCD I/O input low voltage	V _{BL}	ICM7217 common anode (Note 4) (V ⁺ = 5.0V)	0.8	0.8	V	
BCD I/O input pullup current	I _{BU}	ICM7217 common cathode (Note 4) (V ⁺ = 5.0V)	V _{BL} - 1.8	V _{BL} - 1.8	V	
BCD I/O input pulldown current	I _{BD}	ICM7217 common cathode (Note 4) (V ⁺ = 5.0V)	1.5	1.5	V	
BCD I/O, CARRY/BORROW, ZERO, EQUAL Outputs output high current	I _{BOH}	ICM7217 common cathode V _{IN} = V ⁺ - 2V (Note 3)	5	25	μA	
BCD I/O, CARRY/BORROW, ZERO, EQUAL Outputs output low current	I _{BOL}	V _{OL} = +0.4V	-2	-2	mA	
Count input frequency (Guaranteed)	f _{IN}	V ⁺ = 5V ± 10%, -20°C < T _A < +70°C	0	2	MHz	
Count input threshold	V _{TH}	V ⁺ = 5V	2	2	V	
Count input hysteresis	V _{YS}	V ⁺ = 5V	0.5	0.5	V	
Display scan, oscillator frequency	f _{DS}	Free-running (SCAN terminal open circuit)	2.5	2.5	KHz	
Operating Temperature Range	T _A	Industrial temperature range	-20	+85	°C	

NOTE 1 These limits refer to the package and will not be obtained during normal operation.

NOTE 2 Due to the SCR structure inherent in the CMOS process used to fabricate these devices, connecting any terminal to a voltage greater than V⁺ or less than V_Y may cause destructive device latchup. For this reason it is recommended that the power supply to the device be established before any inputs are applied and that in multiple systems the supply to the ICM7217/7227 be turned on first.

NOTE 3 In the ICM7217 the UP/DOWN, STORE, and RESET or pullup or pulldown devices which consume power when connected to the opposite supply. Under these conditions, with the display off, the device will consume typically 750 μA. ICM7227 devices do not have these pullups or pulldowns and thus are not subject to this condition.

NOTE 4 These voltages are adjusted to allow the use of thumbwheel switches for the ICM7217 common-cathode versions. Note that a positive level is taken as input logic zero for ICM7217 common-cathode versions.

ICM7217/7227




Figure 1: Test Circuits, showing the ICM7217 in the Common-Anode Version and the ICM7227 in the Common-Cathode Version




Figure 2: ICM7217 Functional Block Diagram