
# ECONOMIC VERSION OF OVERHEAD CLEANER CONTROLLER



PROPERTY STATES

PROJECT REPORT

SUBMITTED BY

P.BHARATHI N.KATHIRESH KUMAR P.G.MAGENDRAN V.RAJESH

UNDER THE GUIDANCE OF

MR.P.RAJENDRAN M.Tech., ASSISTANT PROFESSOR, DEPT OF MCE

IN PARTIAL FULFILLMENT OF THE REQUIREMENTS

FOR THE AWARD OF THE DEGREE OF

BACHELOR OF ENGINEERING IN

**MECHATRONICS ENGINEERING** 

OF BHARATHIAR UNIVERSITY, COIMBATORE

DEPARTMENT OF MECHATRONICS ENGINEERING
KUMARAGURU COLLEGE OF TECHNOLOGY

COIMBATORE-641006

## KUMARAGURU COLLEGE OF TECHNOLOGY

COIMBATORE - 641 006

## DEPARTMENT OF MECHATRONICS ENGINEERING

#### CERTIFICATE

This is to certify that this project entitled

## ECONOMIC VERSION OF OVERHEAD CLEANER CONTROLLER

has been submitted by

In partial fulfillment of the requirements for the award of the degree of						
Bachelor of Engineering in Mechatronics Engineering						
Branch of Bharathiar University, Coimbatore - 641 046 during the						
Academic year 2002-2003						
(Guide) (Head of the Department)  Certified that the candidate was examined by us in the project work.						
Viva-Voce examination held on						
University Register Number						
••••••						
·						
·						

(Internal Examiner)

(External Examiner)

## **ELECTRIC AND INDUSTRIES LIMITED**

: MULLIPADI VILLAGE, TAMARAIKULAM PO, POLLACHI - 642 109. COIMBATORE DISTRICT (04259) 259351, 259352, 259213, 259585, 259586

12/03/2003

## PROJECT COMPLETION CERTIFICATE

is to certify that Ms P.Bharathi, Mr.N.Kathiresh Kumar, Mr.P.G.Magendran Mr.V.Rajesh of IV B.E. Mechatronics Engineering, Kumaraguru College Of nology has successfully completed the project titled "Economic Version Overhead Cleaner Controller" as part of their curriculum from 29th 2002 to 20th February 2003.

conduct was good and performance was upto our satisfaction during their are. We wish them all the best for a prosperous future.

> SWARASAMY Sr.MANAGER-WORKS

## )TE:

Due to technical reasons and contract regulations we are not in a sition to offer the software in executable form or the coding.

GD. OFFICE :"ELGI TOWERS", P.B No.7165, 737-D, GREEN FIELDS, PULIAKULAM ROAD, COIMBATORE - 641045, 7. OFFICE . ELGI 104VERG , F.B NO. 710, 707-D, GREEN I IEEBO, I GERNARDER ROOM, GOMBATORE PARTIES OF 191-0422 - 2311711, Fax: 2314411, Email: elgletectric@el.jet.co.in, Website: www.elgletectric.com.

## **ACKNOWLEDGEMENT**

We express our sincere thanks to our project guide Mr.P.Rajendran, M.Tech.,

Assistant Professor in Mechatronics Engineering Department for his parallel support, guidance and

zeal offered in completing this project successfully.

We profusely thank Dr.V. Gunaraj, Head of the Department of Mechatronics Engineering, who has given his consent to our project and for his valuable advice and encouragement.

We also express our profound and sincere gratitude to our beloved Principal,

Dr. K. K. Padmanaban, B,Sc. (Engg), M.Tech, PH.D., M.I.S.T.E, and F.I.E., who has extended his goodwill by allowing us to utilize all the college facilities.

We would like to express our thanks to Mr. Easwaraswamy, Manager, ELGI ELECTRIC AND INDUSTRIES LTD, Coimbatore for permitting us to do the project.

We would like to thank Mr.S. Madhurangan, Deputy Manager, ELGI ELECTRIC AND INDUSTRIES LTD, Coimbatore for his services rendered in developing this project.

We would like to thank Mr. Saravanan, Technical Services, ELGI ELECTRIC AND INDUSTRIES LTD, Coimbatore and Mr. Saravana Kumar of PRICOL LTD for their suggestions regarding this project.

Finally we also thank all the staff members and non teaching staff members who have readily rendered their helping hand towards the project.

#### **SYNOPSIS**

The main objective of this project is to design and implement a microcontroller based 'Economic Version Of Overhead Cleaner Controller'.

Overhead travelling cleaners are widely used in textile spinning & weaving units to collect the waste cotton called as fluff, which not removed properly may affect the quality of thread weaved & also creates an unpleasant environment for the workers.

In the current scenario, overhead cleaners are provided with an electronic control to ensure high reliability and better rated performance when compared to the traditional cleaning systems, but the disadvantage being the cost involved which may not be affordable for small scale units.

With rapid development in the field of electronics, this economic version of overhead cleaner controller opts in making a compromise on price with acceptable performance. The overhead cleaner controller uses a 20 pin AT892051 microcontroller to control the operation of the overhead cleaner.

The flash memory microcontroller performs its task efficiently remaining flexible and cost effective. This equipment is versatile and compatible with industrial (real time) requirements and hence to be sought by textile mills. This modified version of overhead cleaner controller is believed to reduce the cost involved in maintaining a dust free environment in textile units.

We are very sure that the execution of this project with so much cost savings to the clients will fetch not only good name to the company but also number of orders and thereby the company can establish a good market in providing cleaning solutions to textile mills.

HP .	CONTENTS	PAGE NO	
	ACKNOWLEDGEMENT		
	SYNOPSIS		
	O DI OTI OBI	1	
1.	INTRODUCTION	2	
2.	FUNCTIONAL DESCRIPTION		
	2.1 OVER HEAD CLEANER		
	2.2 OVER HEAD CLEANER CONTROLLER	4	
3.	SYSTEM DESCRIPTION		
	3.1 BLOCK DIAGRAMOF OHCC		
	3.2 DESCRIPTION		
	3.3 SYSTEM LAYOUT	12	
4.	HARDWARE DESCRIPTION	12	
	4.1 OPTOCOUPLER		
	4.2 TRIAC		
	4.3 MOTORS		
	4.4 POWER SUPPLY	40	
5.	SYSTEM WORKING	18	
	5.1 RESPONSE OF OHCC TO INPUT SIGNALS		
	5.2 FIELD WORKING		
6.	LOGICAL CONTROL FLOW	22	
7.	COMPARATIVE STUDY	27	
8.	FRATURES	29	
	8.1 SPECIAL FEATURES		
	8.2 OPTIONAL FEATURES		
	8.3 SAFETY		
9.	CONCLUSION	31	
<i></i>			

## REFERENCE

APPENDIX: 1 PIN DESCRIPTION OF AT89C2051

APPENDIX: 2 DATASHEET OF OPTOCOUPLER

APPENDIX: 3 DATASHEET OF TRIAC

APPENDIX: 4 DATASHEET OF DRIVER

APPENDIX: 5 INSTRUCTION SET

#### CHAPTER 1

#### INTRODUCTION

In textile industries where cotton is made into thread, unwanted cotton dust called fluff is formed. The so formed fluff disperses out in the surroundings and creates an uncomfortable environment for the people working there. This affects the employee's health, company's productivity and also reduces the performance of the machine. So, some preventive measures become indispensable.

Hence cleaning being an integral part of every textile mill, an over head cleaner offers state - of - the - art solution to cleaning. It is an equipment that moves parallely above the spinning machine on a track, absorbing the cotton dust in the premises.

The over head cleaner can be driven by a microcontroller or a microprocessor. This project uses AT892051 microcontroller as the basic controlling element to enhance the working of the over head cleaner, with a simple programming logic.

The overview of the over head cleaner controller and the detailed functional description of the type of control employed, are dealt with in the forth coming chapters.

## **FUNCTIONAL DESCRIPTION**

#### **CHAPTER 2**

## **FUNCTIONAL DESCRIPTION**

## 2.1 OVER HEAD CLEANER:

The overhead cleaner is divided into two basic units according to their functions. They are:

- ➤ Mobile unit
- Sucking unit

#### 2.1.1 MOBILE UNIT:

This unit is responsible for the circular or translatory motion of the cleaner. It is controlled by a driver motor.

## 2.1.2 SUCKING UNIT:

This is similar to a vacuum cleaner. It absorbs and accumulates cotton dust to discharge later. The collected cotton can be reused. This unit is controlled by a fan motor.

As there is a need for overhead cleaner, the automation of its working proves to be useful. The over head cleaner is controlled by an electronic logic board called the 'Over bead cleaner controller'.

## 2.2 OVER HEAD CLEANER CONTROLLER:

The over head cleaner controller has the following functions:

- > It drives the cleaner and reverses it at the ends. The controller senses the 'START' signal and operates the over head cleaner. As soon as the OHC reaches the ends of the trail, the controller reverses the direction of motion of the OHC.
- $\triangleright$  The ends of track are sensed by using sensors.
- > In case of endless loop system, the OHCC can stop OHC for discharging, in the middle.
- > Sensors are used to recognize the obstacles and OHCC reverses the direction of OHC if any obstacle is detected.

SYSTEM DESCRIPTION

#### **CHAPTER 3**

#### SYSTEM DESCRIPTION

## 3.1 BASIC BLOCK DIAGRAM OF OHCC:




Fig: 3.1

The system working is better understood by having a detailed study of individual components.

## 3.2 DESCRIPTION:

The OHCC consists of the following blocks:

- 1. Input signals
- 2. Buffer
- 3. Microcontroller
- 4. Driver
- 5. Contactor

## 3.2.1. INPUT SIGNALS:

The OHCC controls the over head cleaner according to the input signals . There are totally five input signals viz.,

- ➤ Start
- ➤ Stop
- > Auto Reverse
- Discharge
- ➤ Obstacle 1 & 2

#### $\triangleright$ START:

This signal literally starts the OHC. The OHCC energizes the sucking unit first and then the mobile unit later (i.e.) after a small delay.

#### > STOP:

This signal brings the OHC to an off condition. As soon as this signal is received, the OHCC disables the sucking unit and mobile unit.

## > AUTO REVERSE:

When the OHCC receives this signal it allows OHC to stop and wait for a time called 'reversing delay'. After this delay the OHC starts to travel in an opposite direction. The sucking unit stays on for this delay period.

#### > DISCHARGE:

When the OHCC receives this signal it stops OHC for a pre-set time called 'discharge delay'. After this delay the OHC continues to travel in the same direction.

The sucking unit is disabled during this time and the OHC discharges the collected cotton dust.

#### > OBSTACLE 1:

This signal indicates the presence of an obstacle in the forward path of the cleaner. This signal is sensed by OHCC and it changes the direction of motion of the OHC.

#### > OBSTACLE 2:

This signal indicates the presence of an obstacle in the reverse path of the OHC. The OHCC senses this signal and reverses the direction of OHC.

Out of these signals the start and stop signals are generated manually using push button switches, the reverse and discharge signals are generated by proximity sensors and the obstacle signals are given by optical sensors.

These five signals define the basic working of cleaner. Apart from these, a number of other input signals can also be included to make the cleaner perform additional functions.




FIG 3. 2 DETAILED BLOCK DIAGRAM OF OHCC

## 3.2.2. BUFFER:

The buffer can be called as a 'matching unit'. In OHCC the buffer acts as a step down transformer. It couples the sensor outputs with the input of the microcontroller.

As opto coupler acts as a buffer in this case. It couples the sensors working with 24V supply voltage to the microcontroller working with 5V supply.

Each sensor needs a buffer unit to get connected to the microcontroller.




FIG 3.3 BLOCK OF OPTOCOUPLER

## 3.2.3. MICROCONTROLLER:

The microcontroller controls the entire working of the OHC depending on the signals received. The tasks corresponding to the input signals are stored as programs in the microcontroller. As soon as the OHCC is switched on the microcontroller runs the corresponding subroutine of the input signals that gets high. Thus it controls the movement of the cleaner using motors. This mechanism goes on until OHC is switched off.

## 3.2.4. DRIVER:

As the microcontroller cannot drive the motors directly, a drive stage is necessary in between them. The driver can be a transistor, operated as a switch for DC contactors. It couples the microcontroller to the contactor working at 24V supply, (i.e.) it drives the contactors. This project uses a TRIAC as a driver to drive the AC contactors.




FIG: 3.4 CONTACTOR - DRIVER CONNECTION

#### 5. CONTACTOR:

The contactor runs the fan and drive motors as required. It is actually a relay working at higher voltages. As the contactor is energized, the corresponding motor will run. Depending on which contactor is energized the OHC will move in forward or reverse direction.




Fig 3.5 Equivalent Circuit for Contactors & Motors switching

#### SYSTEM LAYOUT:




Fig 3.6 Layout of OHCC

The system layout gives an overall idea of the cleaner controller. The LEDS indicate the corresponding input signal from the sensor. The fan & drive motor are controlled by their respective contactors.

## HARDWARE DESCRIPTION

## **CHAPTER 4**

## HARDWARE DESCRIPTION

The prime use of microcontroller is to control the operation of a machine using a fixed program that is stored in ROM .

The 8051 microcontroller generic part number actually includes a whole family of microcontrollers that have numbers ranging from 8031 to 8751 and are available in an n-channel Metal Oxide Silicon (NMOS) and Complementary Metal Oxide Silicon (CMOS) construction in a variety of package types. As enhanced version of the 8051, the 8052 also exists with its own family of variations and even includes one member that can be programmed in BASIC.


Some members of 8051 family are given below.

				RAM
8031	_	EPROM less	-	128bytes
8032	-	EPROM less	-	256 bytes
87C51	-	with EPROM (4K)	-	128 bytes
0, 0, -		(window type)		
87C52	-	with EPROM (8K)	-	256bytes
87C51	-	with EPROM (4K)	-	128 bytes
		(flash memory)		00(1.4
89C52	-	with EPROM (8K)	-	256 bytes
		(flash memory)		

A member of the 8051 family AT89C2051, an 8-bit microcontroller with 2Kilobytes flash memory has been selected for this project.

## 4.1 OPTOCOUPLER:

An opto coupler (also called as opto isolator or an optically coupled isolator) combines an LED and a photo transistor in a single package. This opto coupler is used as buffer for coupling the sensor outputs with microcontroller inputs.



This shows an LED driving a photo transistor. This is much more sensitive optocoupler than LED — photodiode. Any change in LED current, changes the current through the photo transistor. In turn, the change in the LED current produces a changing voltage across the Collector — Emitter terminals. Therefore, a signal voltage is coupled from the input circuit to the output circuit. The big advantage of an optocoupler is the electrical isolation, between the input and output circuits. With an optocoupler the only contact between the input and output is a beam of light. Because of this, it is possible to have an insulation resistance between the two circuits in the thousands of megaohms. Isolation like this comes handy in high voltage applications, where the potentials of the two circuits may differ by several thousand voltages.

In this project, the buffer action is carried over by the optocoupler 4N35.

#### 4.2 TRIAC:

A triac is a device equivalent to an inverse parallel connected pair of SCRs, during turn – off, its behaviour is not so clear as SCR. The triac is a member of thyristor family.




Fig 4.2 Triac

Triac has three terminals, G is the control terminal. The main terminal connected electrically to the envelope is called 'anode' by some manufacturers due to its resemblance with the anode lead of a reverse blocking triode thyristor.

The difference between the operation of a triac and reserve blocking triode thyristor is that triac can conduct when the terminal 2 is positive or negative with respect to T2. This conduction in either direction can be achieved with either gate positive or negative with respect to the main terminal (ie) T1.

## 4.2.1. ADVANTAGES OF TRIAC:

- > The triac needs a single heat sink of slightly larger size, but antiparallel thyristor pair needs two heat sinks of slightly smaller sizes but due to the clearance total space required is more for thyristors.
- > A triac needs a single fuse for protection, this also simplifies the construction. Triacs can be triggered with positive or negative polarity voltages.
- > In some DC applications SCR is required to be fitted with a parallel diode to protect against reverse voltage. A triac used may work without a diode as such breakdown in either direction is possible.
- > The triac is preferred due to its low cost and advantages.

The triac BT136 is used in this project, overhead cleaner controller.

#### 4.3. **MOTORS**:

Two types of motors used are,

- > Fan motor, which is an induction motor.
- > Drive motor, which is a stepper motor.

#### 4.3.1. FAN MOTOR:

The fan motor operates a fan for the sucking action. It gets started as soon as the START signal is given.

#### 4.3.2. DRIVE MOTOR:

The drive motor is responsible for the working of mobile unit. This motor can be used for both forward and reverse movements of the OHC, by changing polarity of supply. The driver motor gets started after a delay.

#### 4.4. POWER SUPPLY:

- > The OHCC receives its power supply from voltage regulators .
- > A multitapped transformer is used to provide the input for voltage regulator.
- > Since the microcontroller and the sensors, drivers, etc., working in different (5V or 24V) voltages, two supplies are provided.
- > To avoid overheating of the power components, heat sinks and pre regulator equipments are used.
- > To avoid harmonics or rather noise, capacitors are used at the inputs and the outputs of the regulator.
- > An I.C. combination filter can be used to filter out unwanted noise harmonics.




Fig 2.1 POWER SUPPLY

#### **CHAPTER 5**

## SYSTEM WORKING

- $\triangleright$  The power supply of +5V & +24V is given to the OHCC.
- > Now the OHCC is ready for operation .
- > The start signal is given to the controller using the push button switch.
- > The input signal is indicated by LEDs connected to the input port of the OHCC.
- > The start signal is thus sensed by microcontroller which in turn energizes the contactors K1 and K2 as programmed.
- > Now the microcontroller scans for the rest of the input signals.
- > The working of the OHCC for the other input signals can be explained as follows.

## 5.1. RESPONSE OF OHCC TO INPUT SIGNALS:

#### > OBSTACLE 1:

When the cleaner controller receives this signal from the sensor, it deenergizes the contactor K2 and energizes K3 after a preset delay.

#### > OBSTACLE 2:

When the cleaner controller receives this signal from the sensor, it deenergizes K3 and energizes K2 after a preset delay.

#### > AUTO REVERSE:

Two conditions are possible if auto reverse signal is received .

- If K2 is in 'on' condition and K3 is 'off'.
   Under this condition, the cleaner controller de-energizes K2 and energizes K3.
- 2. If K3 is in 'on' condition and K2 is 'off'.

  During this condition, the cleaner controller switches off K3 and energizes K2.

#### > DISCHARGE:

The two conditions to be considered in this case are,

- 1. When K2 is 'on' and K3 is 'off'.

  During this condition, the cleaner controller de-energizes K2 and switches it 'on' after a preset delay.
- 2. When K3 is 'on' and K2 is 'off'.

  Under this condition, the cleaner controller switches off K3 for a preset time and energizes K3 again after the delay.

#### > STOP:

When the cleaner controller receives this signal, it de – energizes the driver contactors followed by the fan contactor.

The OHCC works as explained above, until receives the stop signal.




Fig: 5.1. Eqvivalent relay circuits

#### 5.2. FIELD WORKING:

The working of cleaner controller can be very well understood when the OHC operations are studied.

- > As soon as the OHCC is energized, the fan motor of the cleaner gets started up followed by the forward drive motor.
- > The cleaner moves in the forward direction initially .
- > When an obstruction is sensed by the OHCC, the cleaner moves in the reverse direction to avoid the obstacle.
- > As the ends of the track are sensed by the controller, the cleaner automatically reverses it is direction, (i.e.) it stops for a preset time and automatically reverses it is direction.
- > When the discharge bag is sensed by the cleaner, it stops a preset delay and discharges the collected fluff and continues to travel in the same direction.
- $\triangleright$  The OHC stops when the *stop* switch is pressed .

Thus the OHC works according to the instructions given to the microcontroller of the OHCC.

LOGICAL CONTROL FLOW

## CHAPTER 6

## LOGICAL CONTROL FLOW

Programming the microcontroller is the important task in this project. The instruction given to the microcontroller coordinates all the accessories connected to the controller.

### **Programming Steps:**

Both the ports of microcontroller (Port 1 & Port 3) are used in the project.

- Step 1: Port 1 bits are designed as input and port 3 bits function as output bits.
- Step 2: The main loop of the program checks for the start signal.
- Step 3:As the microcontroller finds the start bit of port 1 low, the corresponding bits of K1 & K2 (contactors) in port 3 are made low.
- Step 4: Now the microcontroller starts to scan the input bits to see if any input signal is received.

### Step 5:

- > If the input is OBSTACLE 1 then
- 1. K2 bit is made high (off).
- 2. A delay loop is executed.
- 3. K3 bit is made low (on) and control is returned to the main loop.
- > If the input is OBSTACLE 2 then
- 1. K3 bit is made high (off).
- 2. Delay loop is executed .
- 3. K2 bit is made low (on) and control is returned to the main loop.

## > If the input is AUTO REVERSE then

1. A check on K3, K2 bits is performed.

#### Condition 1:

If K2 bit is low and K3 bit is high then K2 is made high, followed by a delay loop execution and K3 is made low.

#### Condition 2:

If K3 bit is low and K2 bit is high then K3 is made high, followed by a delay loop execution and K2 is made low.

2. The control is returned to the main loop.

## > If the input is DISCHARGE then

1. A check on K2, K3 bits is performed.

#### Condition 1:


If K2 is low then K2 is made high and a delay loop is executed for preset number of times and K2 is again made low.


#### Condition 2:


If K3 is low then K3 is made high and delay loop is executed for a preset number of times and K3 is again made low.

2. Control is returned to the main loop.

- $\triangleright$  If the input is STOP then
  - 1. K2 and K3 bits are made high followed by K1 after a preset delay.
- Step 6: The required subroutine is executed and the control again comes to the main loop.
- Step 7: This looping process continues until the microcontroller finds the stop bit of input port to be high .







# **COMPARATIVE STUDY**

#### **CHAPTER 7**

### **COMPARITIVE STUDY**

The reason for the usage of microcontroller instead of microprocessor can be best understood from a comparative study using block diagram .




Fig: 7.1.Implementation of OHCC using microprocessor




Fig: 7.2. Block diagram of OHCC using microcontroller

By referring to the above blocks it can be inferred that a microprocessor needs a number of external accessories when compared to a microcontroller and thus requiring a lot of space. Hence the cost of the system increases with a trade of in efficiency.

#### **CHAPTER 8**

#### FEATURES

### 8.1. SPECIAL FEATURES:

- The electronic circuit incorporates microcontroller for low power consumption and high reliability.
- Complete operational status of the electronic system is indicated in the LEDs resulting in easy maintenance and troubleshooting.
- > Inductive sensors enable non-contact reversal at the end of every cycle.
- > Push button switches on both sides of the system for start and stop make manual control possible.

## 8.2.OPTIONAL FEATURES:

- Dip switches can be used to select required program from a number of programs of microcontroller to make OHC perform a desired task.
- > Programmable timer adjustments can be provided for the reversing discharging etc.,

#### 8.3SAFETY:

- > Primary current supply through completely enclosed safety contact rails.
- > Power pack with the mechanical and electrical interlock contactors.

**CONCLUSION** 

### CHAPTER 9

#### CONCLUSION

This project was designed and developed using micro controller AT89C2051 and was tested on 'the Cleaner test equipment'. It was found to be efficient and satisfactorily fulfilled the real time requirements without any case of hang over.

The newly developed system is applicable for all sorts of industrial environments and the micro controller can be programmed to include a number of other functions such as intelligent reversal, adjustable delay periods etc.

NAME: Ramouri. N
ADDRESS : EMSTMAN FASHIONS
COAKEADO, TIRUPUR-602
RESPONDENT:
Managing Director
chief Executive
Chief Engineer
□ Manager
<ul><li>Others</li></ul>
Exisiting cleaning system: ANS 220
Supplier details : ECG/ JACOB/
Expectation of customer for the product: Low maintainence,
Lost effective
Rating of features of your product by customer
<b>a</b> Quality
n Savings
n Price
□ Warranty
Reliability

NAME.	: R. Ramosubramanian	
ADDRESS	: R. Ramasubramanian : WC SHNA TEXTILES DINDICUL	
RESPONDE	NT:	
٥	Managing Director	
	Chief Executive	
	Chief Engineer	
£.	Manager	
τ	Others	
Exisiting o	leaning system: Root haka	
Supplier d	etails :	
Expectation	n of customer for the product: Quality	
	Wer hierally	
Rating of	features of your product by customer	
<b>z</b> Qu	ality	
o Sav	vings	
Pri	ce	
□ W	arranty	
□ Re	eliability	R. Ramasubramanian General Manager

NAME: G. Raveendran
ADDRESS: Alagendra Textiles Ltd, Theni-1.
RESPONDENT:
□ Managing Director
□ Chief Executive
□ Chief Engineer
Manager (AUM)
□ Others
Exisiting cleaning system: Pricol XL250
Supplier details: Prical, Coimbatore
Expectation of customer for the product :
- easy to operate -
Rating of features of your product by customer
<ul> <li>Quality</li> </ul>
□ Savings
u Price
□ Warranty G. Raveendran
Reliability  Asst. General Manager (Production)



NAME: S. Morrethachalam
ADDRESS: Variajan Terotiles limited
NAME: S. Morrethachalam  ADDRESS: Variage Testiles limited  Thrigher. 628
RESPONDENT:
Managing Director (VP)
Chief Executive
Chief Engineer
Manager
Others
Exisiting cleaning system:
Supplier details :
Exisiting cleaning system: slogi jacobi  Supplier details: Jenerineer, combatane  Expectation of customer for the product: automatic.
- law priced
Rating of features of your product by customer
Quality
Savings
Price
Warranty
Reliability  Sathguru Maruthachalas  Vice President

Kurichikara Post, Thrissur - 680 028.

Phones: 0487-695521, 695606,

NAME: Chellan. S.  ADDRESS: N/S Sivasubrama  Ravipuram. 7-K.	niam Spinning Mills (P) Ltd.
RESPONDENT:	
<ul> <li>Managing Director</li> </ul>	
<ul> <li>Chief Executive</li> </ul>	
a Chief Engineer	
<ul> <li>Manager</li> </ul>	
Others (GM)	
Exisiting cleaning system :	
Supplier details :	
Expectation of customer for the pro-	duct: <u>law cost</u> and
easy maintainence	
Rating of features of your product	by customer
<b>Quality</b>	
□ Savings	
Price	
<ul> <li>Warranty</li> </ul>	S. Chellam, M.Teca General Manager
n Reliability	
	Sivasubramaniam Spinning Mills

Private Limited

NAME: NallaThambi P.	
ADDRESS: KK.P. Textules Ud,	
Nanakkal-002	
RESPONDENT:	
Managing Director	
□ Chief Executive	
Chief Engineer	
□ Manager	
□ Others	
Exisiting cleaning system: Rect, Vescil pl  Supplier details: Kort, madras	us
Expectation of customer for the product: 1000 mount	tainone
and reliability	
Rating of features of your product by customer	
<ul><li>Quality</li></ul>	
<ul><li>Savings</li></ul>	
Price	
<ul><li>Warranty</li></ul>	
Reliability KKP	P. Nallathambi B.Com., Managing Director.

Managing Director.

NAME: MSambandam
ADDRESS: TTK Textuley (td) (SD) Madras.
RESPONDENT:
□ Managing Director
Chief Executive
Chief Engineer
□ Manager
<ul><li>Others</li></ul>
Exisiting cleaning system: Stoken, Flori Jarobil  Supplier details: R.K. Amadan
Supplier details : R.K. Amcicutes, Wachan
Expectation of customer for the product:
Rating of features of your product by customer
Quality
□ Savings
w Price
<ul> <li>Warranty</li> </ul>
Reliability  M. Sambandam  B.Sc., B.Sc., (Tech.), M.B.A., F.I.E.

TTK TEXTILES LTD. SPINNING DIVISION

Price

Reliability

NAME: T. K. Guncusekaran
ADDRESS: MS Prime Textiles Utcl
Tivapar-603
RESPONDENT:
□ Managing Director
chief Executive
Chief Engineer
□ Manager
Others (GM)
Exisiting cleaning system: Egi-Jacobi
Supplier details :
Expectation of customer for the product:
Rating of features of your product by customer
<ul> <li>Quality</li> </ul>
n Savings





NAME : SUBRAMANIAN, S.C.	
ADDRESS : SRI AMBAL TEMPLES,	
Courapre -02g	
RESPONDENT:	
□ Managing Director	
Chief Executive	
chief Engineer	
Manager	
<ul><li>Others</li></ul>	
Exisiting cleaning system:	
Supplier details :	
Expectation of customer for the product: Rice, covice	
Rating of features of your product by customer	
<ul> <li>Quality</li> </ul>	•
<ul><li>Savings</li></ul>	
Price	THE RESERVE THE RE
Warranty	S. G. SUBRAMANIA
_ Daliabilies	B TECH. (Textil

RESI OFFICE

SRI AMBAL TEXTILES

NAME : K / Trun		·.
NAME: K Print.  ADDRESS: K.P.R: Mill  Timpur	<b>1</b> C)	
Timpur		
RESPONDENT:		
□ Managing Director		
□ Chief Executive		
Chief Engineer		
□ Manager		
<ul><li>Others</li></ul>		
Exisiting cleaning system:	ROOT!	
	0	
Expectation of customer for the produc	ot: Low all	
a lust b	v customer	
Rating of features of your product b	y customer	·
<ul><li>Quality</li></ul>		
Savings		
Price		
<ul><li>Warranty</li></ul>		
□ Reliability	K. ARUN Acily	
	IC.P.R. MILL PRIVATE LIMIT	rED
	MILL UNIT:	ADMN. OFFICE : 252, PERIYAR COLONY, ANUPPARPALAYAM,



# REFERENCE

## **REFERENCE BOOKS:**

- 1. Kenneth J Ayala, The 8051 Microcontroller Architecture, Programming And Applications, second edition
- 2. ATMEL handbook
- 3. M.S. Berde, Thyristor Engineering
- 4. Albert Paul Malvino, Electronic Principles


#### res


atible with MCS-51<sup>™</sup> Products
tes of in-System Reprogrammable Flash Memory
ndurance: 1,000 Write/Erase Cycles
Static Operation: 0 Hz to 24 MHz
-level Program Memory Lock
8-bit Internal RAM
ogrammable I/O Lines
6-bit Timer/Counters
sterrupt Sources
rammable Serial Channel
power Idle and Power-down Modes

### ription

189C51 is a low-power, high-performance CMOS 8-bit microcomputer with 4K of Flash programmable and erasable read only memory (PEROM). The device sufactured using Atmel's high-density nonvolatile memory technology and is stible with the industry-standard MCS-51 instruction set and pinout. The on-chip allows the program memory to be reprogrammed in-system or by a convention of the programmer. By combining a versatile 8-bit CPU with Flash monolithic chip, the Atmel AT89C51 is a powerful microcomputer which provides by-flexible and cost-effective solution to many embedded control applications.

## Configurations







# 8-bit Microcontroller with 4K Bytes Flash


AT89C51

Rev. 0265G--02/00



# AMEL

### Diagram



# AT89C51

sh Programming Modes

le		RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.6	P2.7	P3.6	P3.7
e Code Data		Н	L	~	H/12V	L	Н	н	Н
d Code Data		н	L	Н	Н	L	L	н	Н
te Lock	Bit - 1	Н	L	~~	H/12V	Н	Н	Н	Н
	Bit - 2	Н	· L	· ·	H/12V	н	Н	L	L
	Bit - 3	Н	· L	~	H/12V	н	L	Н	L
ip Erase		H	L.	(1)	H/12V	Н	L	L	L
ad Signature B	yte	Н	L	н	Н	L	L	L	L

1. Chip Erase requires a 10 ms PROG pulse.

ure 3. Programming the Flash






Figure 4. Verifying the Flash




NEL

# AMEL

# h Programming and Verification Waveforms - High-voltage Mode ( $V_{pp} = 12V$ )



# ish Programming and Verification Waveforms - Low-voltage Mode ( $V_{pp} = 5V$ )



# Flash Programming and Verification Characteristics

 $T_A = 0$ °C to 70°C,  $V_{CC} = 5.0 \pm 10$ %

	o°C, V <sub>CC</sub> = 5.0 ± 10%	Min	Max	Units
ymbol	Programming Enable Voltage	11.5	12.5	٧
PP <sup>(1)</sup>			1.0	mA
P <sup>(1)</sup>	Programming Enable Current	3	24	MHz
/I <sub>CLCL</sub>	Oscillator Frequency			
wgl.	Address Setup to PROG Low	48t <sub>CLCL</sub>		<del> </del>
	Address Hold After PROG	48t <sub>CLCL</sub>		<u> </u>
GHAX	Data Setup to PROG Low	48t <sub>CLCL</sub>		ļ
OVGL	Data Hold After PROG	48t <sub>CLCL</sub>		<u> </u>
GHDX	P2.7 (ENABLE) High to V <sub>PP</sub>	48t <sub>CLCL</sub>		
EHSH .	V <sub>PP</sub> Setup to PROG Low	10		μs
tehol.		10		μs
tousL <sup>(1)</sup>	V <sub>PP</sub> Hold After PROG	1	110	μs
talah	PROG Width		48t <sub>CLCL</sub>	1
tavov	Address to Data Valid		- <del> </del>	
	ENABLE Low to Data Valid		48t <sub>CLCL</sub>	
ELOV	Data Float After ENABLE	0	48t <sub>CLCL</sub>	<del></del>
LEHOZ	PROG High to BUSY Low	;	1.0	μs
GHBL	Byte Write Cycle Time		2.0	ms

Note: .1. Only used in 12-volt programming mode.

# Flash Programming and Verification Characteristics

 $T_A = 0$ °C to 70°C,  $V_{CC} = 5.0 \pm 10\%$ 

ymbol	Parameter	Min	Max	Units
PP <sup>(1)</sup>	Programming Enable Voltage	11.5	12.5	V
PP <sup>(1)</sup>	Programming Enable Current		1.0	mA
/t <sub>CLCL</sub>	Oscillator Frequency	3	24	MHz
WGL	Address Setup to PROG Low	48t <sub>CLCL</sub>		
3HAX	Address Hold After PROG	48t <sub>CLCL</sub>		
DVGL	Data Setup to PROG Low	48t <sub>CLCL</sub>		ļ <u>.</u>
GHDX	Data Hold After PROG	48t <sub>CLCL</sub>		
EHSH	P2.7 (ENABLE) High to V <sub>PP</sub>	48t <sub>CLCL</sub>		1
SHGL	V <sub>PP</sub> Setup to PROG Low	10		μs
GHSL <sup>(1)</sup>	V <sub>PP</sub> Hold After PROG	10	·	μs
GLGH	PROG Width	1	110	μs
t <sub>avov</sub>	Address to Data Valid		48t <sub>CLCL</sub>	
	ENABLE Low to Data Valid		48t <sub>CLCL</sub>	
ELQV	Data Float After ENABLE	0	48t <sub>CLCL</sub>	
t <sub>EHQZ</sub>	PROG High to BUSY Low		1.0	μs
t <sub>GHBL</sub>	Byte Write Cycle Time		2.0	ms

Note: 1. Only used in 12-volt programming mode.





# bsolute Maximum Ratings\*

hadilita Maximum na	ungs
bsolute Maximum na Operating Temperature	-55°C to +125°C
Operating Temperature	-
Storage Temperature	65°C to +150°C
Storage Temperature	
Voltage on Any Pin	-1 0V to +7.0V
Voltage on Any Pin with Respect to Ground	
	6.6V
Maximum Operating Voltage	
DC Output Current	15.0 mA
DC Output Current	

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# DC Characteristics

40°C to	acteristics $85^{\circ}$ C, $V_{CC} = 5.0V \pm 20\%$ (unless ot	nerwise notes,	Min	Max	Units
	Parameter	Condition	-0.5	0.2 V <sub>CC</sub> - 0.1	V
nbol	Input Low-voltage	(Except EA)	-0.5	0.2 V <sub>CC</sub> - 0.3	V
·	Input Low-voltage (EA)		0.2 V <sub>CC</sub> + 0.9	V <sub>CC</sub> + 0.5	V
1		(Except XTAL1, RST)	0.2 V <sub>CC</sub> + 0.5	V <sub>CC</sub> + 0.5	V
4	Input High-voltage	(XTAL1, RST)	0.7 VGG	0.45	V
н	Input High-voltage	I <sub>OL</sub> = 1.6 mA			V
OL ·	Output Low-voltage <sup>(1)</sup> (Ports 1,2,3)		ı	0.45	
OLI	Output Low-voltage(1) (Port 0, ALE, PSEN)	I <sub>OL</sub> = 3.2 mA	2.4		V
JL1	(Fort of	$I_{OH} = -60 \mu\text{A},  V_{CC} = 5V \pm 10\%$	0.75 V <sub>CC</sub>		V
	Output High-voltage	I <sub>OH</sub> = -25 μA	0.9 V <sub>CC</sub>		V
I <sub>OH</sub>	(Ports 1,2,3, ALE, PSEN)	I <sub>OH</sub> = -10 μΛ	2.4		V
		$I_{OH} = -800 \mu\text{A},  V_{CC} = 5V \pm 10\%$	0.75 V <sub>CC</sub>		V
	Output High-voltage	I <sub>OH</sub> = -300 µA	0.75 V <sub>CC</sub>	1	V
$V_{\text{QH1}}$	(Port 0 in External Bus Mode)	I <sub>OH</sub> = -80 μA	0.9 400	-50	μA
	Logical 0 Input Current (Ports 1.2.3)				Ац
I <sub>IL</sub>	Logical O Input Current	V <sub>IN</sub> = 2V, VCC = 5V ± 10%		-650	
ITL	Logical 1 to 0 Transition Current (Ports 1,2,3)		-	±10	μ/
I'TL	Input Leakage Current (Port 0, EA)	0.45 < V <sub>IN</sub> < V <sub>CC</sub>	50	300	K
<u>h</u>	Reset Pull-down Resistor		-	10	р
RRST	Pin Capacitance	Test Freq. = 1 MHz, T <sub>A</sub> = 25°C		20	in
Cio		Active Mode, 12 MHz		5	ſ
	Power Supply Current	Idlo Mode, 12 MHz		100	
1		V <sub>CC</sub> = 6V		40	
lcc .	Power-down Mode <sup>(2)</sup>	V <sub>cc</sub> = 3V ) conditions, I <sub>OL</sub> must be externally I			

Under steady state (non-transient) conditions, IOI must be externally limited as follows: Notes:

Maximum IoL per port pin: 10 mA

Maximum I<sub>OL</sub> per 8-bit port: Port 0: 26 mA

If IoL exceeds the test condition, Vol. may exceed the related specification. Pins are not guaranteed to sink current greater than the first day for the first day of the first Ports 1, 2, 3: 15 mA than the listed test conditions.

Minimum Voc for Power-down is 2V.

# AT89C51

# **AC Characteristics**


Under operating conditions, load capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; load capacitance for all other outputs = 80 pF.

**External Program and Data Memory Characteristics** 


	Program and Data Memory	12 MHz O	12 MHz Oscillator		16 to 24 MHz Oscillator	
		Min	Max	Min	Max	Units
ymbol	Parameter	+		0	24	MHz
/t <sub>CLCL</sub>	Oscillator Frequency	127		2t <sub>CLCL</sub> -40		ns
LHLL	ALE Pulse Width	43		t <sub>CLCL</sub> -13		ns
AVLL	Address Valid to ALE Low	48		t <sub>CLCL</sub> -20		ns
LLAX	Address Hold After ALE Low		233	-	4t <sub>CLCL</sub> -65	ns
LLIV	ALE Low to Valid Instruction In	43		t <sub>CLCL</sub> -13		ns
LLPL	ALE Low to PSEN Low		-	3t <sub>CLCL</sub> -20		ns
PLPH	PSEN Pulse Width	205	145	1	3t <sub>CLCL</sub> -45	ns
PLIV	PSEN Low to Valid Instruction In		170	0		ns
t <sub>PXIX</sub>	Input Instruction Hold After PSEN	0	59	-	t <sub>CLCL</sub> -10	ns
t <sub>PXIZ</sub>	Input Instruction Float After PSEN		29	I <sub>CLCL</sub> -8	- OLOC	ns
t <sub>PXAV</sub>	PSEN to Address Valid	75	010	CLGL -	5t <sub>CLCL</sub> -55	ns
taviv	Address to Valid Instruction In		• 312	+	10	ns
tpLAZ	PSEN Low to Address Float		10	6t <sub>CLCL</sub> -100		ns
t <sub>RLRH</sub>	RD Pulse Width	400				ns
t <sub>WLWH</sub>	WR Pulse Width	400		6t <sub>CLCL</sub> -100	5t <sub>CLCL</sub> -90	n
	RD Low to Valid Data In		252	1 2	O'CECE	n
t <sub>PLDV</sub>	Data Hold After RD	0		0	2t <sub>CLCL</sub> -28	
t <sub>RHDX</sub>	Duta Float After RD		97		8t <sub>CLCL</sub> -150	
TAHDZ	ALE Low to Valid Data In		517		9t <sub>CLCL</sub> -165	<del>                                     </del>
t <sub>LLDV</sub>	Address to Valid Data In		585			<u> </u>
t <sub>AVDV</sub>	ALE Low to RD or WR Low	200	300	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	
LLWL	Address to RD or WR Low	203		41 <sub>CLCL</sub> -75	-	
LAVWL	Data Valid to WR Transition	23		t <sub>CLCL</sub> -20		-
tovwx	Data Valid to WR High	433		7t <sub>CLCL</sub> -120		
tovwh	Data Hold After WR	33		t <sub>CLCL</sub> -20	0	
twhox	RD Low to Address Float		0			
IRLAZ	RD or WR High to ALE High	43	123	t <sub>CLCL</sub> -20	t <sub>CLCL</sub> +25	




# External Program Memory Read Cycle




## External Data Memory Read Cycle



## **External Data Memory Write Cycle**



### **External Clock Drive Waveforms**



#### **External Clock Drive**


Cumbal	Parameter	Min	Max	Units
<u></u>	Oscillator Frequency	0	24	MHz
1/t <sub>CLCL</sub>	Clock Period	41.6		ns
t <sub>CHCX</sub>	High Time	15		ns
	Low Time	15		ns
t <sub>CLCX</sub>	Rise Time		20	ns
<sup>1</sup> сьсн	Fall Time		20	ns



# erial Port Timing: Shift Register Mode Test Conditions

cc = 5.0 V ± 20%; Load Capacitance = 80 pF)		12 MHz Osc		Variable (	Oscillator	Units
		Min	Max	Min	Max	
Symbol	Parameter	1.0		12t <sub>CLCL</sub>		μs
XLXL	Serial Port Clock Cycle Time			10t <sub>CLCL</sub> -133		ns
	Output Data Setup to Clock Rising Edge	700				ns
HXVO	Output Data Hold After Clock Rising Edge	50		2t <sub>CLCL</sub> -117		
XHQX	Output Data Hold After Oldskirtong	0		0		ns
t <sub>xHDX</sub>	Input Data Hold After Clock Rising Edge	<del></del>	700		10t <sub>CLCL</sub> -133	ns
	Clock Rising Edge to Input Data Valid		1 700	1	L	
t <sub>XHDV</sub>						

# **Shift Register Mode Timing Waveforms**




# AC Testing Input/Output Waveforms(1)

#### 

AC Inputs during testing are driven at V<sub>CC</sub> - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at V<sub>IH</sub> min. for a logic 1 and V<sub>IL</sub> max. for a logic 0.

# Float Waveforms(1)




Note:
1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when 100 mV change from the loaded V<sub>OH</sub>/V<sub>OL</sub> level occurs.

**EMITTER** 

#### COMPATIBLE WITH STANDARD TTL INTEGRATED CIRCUITS

- Galilum-Arsenide-Diode Infrared Source Optically Coupled to a Silicon npn Phototransistor
- High Direct-Current Transfer Ratio
- High-Voltage Electrical Isolation
   1.5-kV, 2.5-kV, or 3.55-kV Rating
- Plastic Dual-In-Line Package
- High-Speed Switching
   t<sub>r</sub> = 7 μs, t<sub>f</sub> = 7 μs Typical
- Typical Applications include Remote Terminal Isolation, SCR and Triac Triggers, Mechanical Relays and Pulse Transformers



NC - No internal connection

# ANODE BASE CATHODE COLLECTOR

#### absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)†

Input-to-output peak voltage (8-ms half sine wave): 4N35	
4N36	2.5 kV
4N37	1.5 kV
Input-to-output root-mean-square voltage (8-ms half sine wave): 4N35	2.5 kV
	1.75 kV
	1.05 kV
Collector-base voltage	
Collector-emitter voltage (see Note 1)	201/
Emitter-base voltage	
Input diada rayama valtara	
Input-diode reverse voltage	6 V
Input-diode forward current: Continuous	
Peak (1 μs, 300 pps)	
Phototransistor continuous collector current	100 mA
Continuous total power dissipation at (or below) 25°C free-air temperature:	
Infrared-emitting diode (see Note 2)	100 mW
Phototransistor (see Note 3)	
Continuous power dissipation at (or below) 25°C lead temperature:	
Infrared-emitting diode (see Note 4)	100 mW
Phototransistor (see Note 5)	500 mW
Operating temperature range, T <sub>A</sub>	-55°C to 100°C
Storage temperature range, T <sub>stg</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	2600
reduction of the many north case for to seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

‡ JEDEC registered data. This data sheet contains all applicable registered data in effect at the time of publication.

NOTES: 1. This value applies when the base-emitter diode is open-circulated.

- 2. Derate linearly to 100 °C free-air temperature at the rate of 1.33 mW/°C.
- 3. Derate linearly to 100 °C free-air temperature at the rate of 4 mW/°C.
- Derate linearly to 100 °C lead temperature at the rate of 1.33 mW/°C. Lead temperature is measured on the collector lead 0.8 mm (1/32 inch) from the case.
- 5. Derate linearly to 100°C lead temperature at the rate of 6.7 mW/°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# **4N35, 4N36, 4N37 OPTOCOUPLERS**

SOES021A - NOVEMBER 1981 - REVISED DECEMBER 1996

## electrical characteristics at 25°C free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
/mmono	Collector-base breakdown voltage	I <sub>C</sub> = 100 μA, I <sub>E</sub> = 0,	lF = 0	70†			V
(BR)CBO	Collector-emitter breakdown voltage	IC = 10 mA, IB = 0,	l= 0	30†			V
(BR)CEO	Emitter-base breakdown voltage	$I_E = 100  \mu A$ , $I_C = 0$ ,	ir = 0	7†			V
<u>(BR)EBO</u> R	Input diode static reverse current	V <sub>R</sub> = 6 V				10†	μА
	Input-to-output current	ViO = rated peak value,	t = 8 ms			100	mA
10	input to output series	V <sub>CE</sub> = 10 V, I <sub>F</sub> = 10 m	ıA, IB=0	10†			
IC(on)	On-state collector current	V <sub>CE</sub> = 10 V, I <sub>F</sub> = 10 m T <sub>A</sub> = -55°C	ıA, I <sub>B</sub> = 0,	4†			mA
	Official Company	V <sub>CE</sub> = 10 V, I <sub>F</sub> = 10 n T <sub>A</sub> = 100°C	nA, l <sub>B</sub> = 0,	4†			
		V <sub>CE</sub> = 10 V, I <sub>F</sub> = 0	1 <sub>B</sub> = 0		1	50	nA
IC(off)	Off-state collector current	V <sub>CE</sub> = 30 V, I <sub>F</sub> = 0, T <sub>A</sub> = 100°C	I <sub>B</sub> = 0,			500†	μА
her	Transistor static forward current transfer ratio	VCE = 5 V, IC = 10	mA, IF=0		500		
hFE	Train-out -	I <sub>F</sub> = 10 mA		0.8†		1.51	1
\/ <del>-</del>	Input diode static forward voltage	IF = 10 mA, TA = -5	5°C	0.9†		1.7†	\ \
VF	inpa. alsas sams sams	IF = 10 mA, TA = 10	0°C	0.7†		1.4†	
V <sub>CE</sub> (sat)	Collector-emitter saturation voltage	IC = 0.5 mA, IF = 10	mA, lB=0mA			0.31	V
	Input-to-output internal resistance	V <sub>IO</sub> = 500 V, See No	te 6	1011†			Ω
rio Cio	Input-to-output capacitance	$V_{IO} = 0$ , $f = 1 MH$	tz, See Note 6		1	2.5†	pF

† JEDEC registered data


NOTE 6: These parameters are measured between both input-diode leads shorted together and all the phototransistor leads shorted together.

## switching characteristics at 25°C free-air temperature†

SWILL	Citing citatactories at a series					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>-</b>	Time on time	VCC = 10 V, IC(on) = 2 mA,			10	−us
					10	μ5
ton		$V_{CC}$ = 10 V, $I_{C(on)}$ = 2 mA, R <sub>L</sub> = 100 Ω, See Figure 1				L

† JEDEC registered data

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The input waveform is supplied by a generator with the following characteristics: Z<sub>O</sub> = 50 Ω, t<sub>r</sub> ≤ 15 ns, duty cycle ≈ 1% t<sub>w</sub> = 100 μs.

B. The output waveform is monitored on an oscilloscope with the following characteristics:  $t_r \le 12$  ns,  $R_{in} \ge 1$  M $\Omega$ ,  $C_{in} \le 20$  pF

Figure 1. Switching Times

#### **TYPICAL CHARACTERISTICS**



#### TRANSISTOR STATIC FORWARD **CURRENT TRANSFER RATIO (NORMALIZED) ON-STATE COLLECTOR CURRENT** Fransistor Static Forward Current Transfer Ratio (Normalized) 1.4 1.2 8.0 0.6 0.4 0.2 0.2 0.4 0.1 2 10 20 IC(on) - On-State Collector Current - mA Figure 3

**Triacs** 

BT136 series

#### **GENERAL DESCRIPTION**

#### **QUICK REFERENCE DATA**


Passivated triacs in a plastic envelope, intended for use in applications requiring high bidirectional transient and blocking voltage capability and high thermal cycling performance. Typical applications include motor control, industrial and domestic lighting, heating and static switching.

SYMBOL	PARAMETER	MAX.	UNIT
	BT136- BT136-	600 600F	
V <sub>DRM</sub>	Repetitive peak off-state voltages RMS on-state current	600 4	V A
T(RMS) TSM	Non-repetitive peak on-state current	25	Â


#### **PINNING - TO220AB**

PIN	DESCRIPTION
1	main terminal 1
2	main terminal 2
3	gate
tab	main terminal 2

#### PIN CONFIGURATION



#### SYMBOL



#### **LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134).

	PARAMETER	vith the Absolute Maximum System (IEC 13 CONDITIONS		MAX.	UNIT
V <sub>DRM</sub>	Repetitive peak off-state voltages			600¹	V
I <sub>T(RMS)</sub> I <sub>TSM</sub>	RMS on-state current Non-repetitive peak	full sine wave; T <sub>mb</sub> ≤ 107 °C full sine wave; T <sub>j</sub> = 25 °C prior	to -	4	^
	on-state current	surge t = 20 ms t = 16.7 ms t = 10 ms	-	25 27 3.1	A A A <sup>2</sup> s
l <sup>2</sup> t dl <sub>T</sub> /dt	l²t for fusing Repetitive rate of rise of on-state current after triggering	I <sub>TM</sub> = 6 A; I <sub>G</sub> = 0.2 A; dI <sub>G</sub> /dt = 0.2 A/μs T2+ C T2- G T2- G	}-   -    -   -	50 50 50 10	A/µs A/µs A/µs A/µs
I <sub>GM</sub> V <sub>GM</sub> P <sub>GM</sub> P <sub>G(AV)</sub> T <sub>sto</sub> T <sub>j</sub>	Peak gate current Peak gate voltage Peak gate power Average gate power Storage temperature Operating junction temperature	over any 20 ms period	-40 -	2 5 5 0.5 150 125	0.088 

Triacs

BT136 series

#### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R <sub>th j-mb</sub> R <sub>th j-a</sub>	Thermal resistance junction to mounting base Thermal resistance junction to ambient	full cycle half cycle in free air	-	- - 60	3.0 3.7 -	K/W K/W K/W

#### STATIC CHARACTERISTICS

T<sub>i</sub> = 25 °C unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	M/	XX.	UNIT
l <sub>GT</sub>	Gate trigger current	<b>BT136-</b> V <sub>D</sub> = 12 V; I <sub>T</sub> = 0.1 A T2+ G+	-	5	 35	F 25	mA
		T2+ G- T2- G- T2- G+	- - -	5 8 11 30	35 35 35 70	25 25 25 70	mA mA mA
և	Latching current	V <sub>D</sub> = 12 V; I <sub>GT</sub> = 0.1 Å T2+ G+ T2+ G- T2- G- T2- G+	-	7 16 5	20 30 20 30	20 30 20 30	mA mA mA mA
l <sub>H</sub>	Holding current	$V_D = 12 \text{ V}; I_{GT} = 0.1 \text{ A}$	-	5	15	15	mA
V <sub>T</sub> V <sub>GT</sub>	On-state voltage Gate trigger voltage	$I_T = 5 \text{ A}$ $V_D = 12 \text{ V}; I_T = 0.1 \text{ A}$ $V_D = 400 \text{ V}; I_T = 0.1 \text{ A};$	0.25	1.4 0.7 0.4		70 .5 -	] v
I <sub>D</sub>	Off-state leakage current	T <sub>j</sub> = 125 °C V <sub>D</sub> = V <sub>DRM(max)</sub> ; T <sub>j</sub> = 125 °C	-	0.1	0	.5	mA

#### **DYNAMIC CHARACTERISTICS**

T<sub>1</sub> = 25 °C unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MI	N.	TYP.	MAX.	UNIT
dV <sub>p</sub> /dt	Critical rate of rise of off-state voltage	BT136- V <sub>DM</sub> = 67% V <sub>DRM(max)</sub> ; T <sub>j</sub> = 125 °C; exponential	100	F 50	250	-	V/μs
dV <sub>∞m</sub> /dt	Critical rate of change of commutating voltage	waveform; gate open circuit V <sub>DM</sub> = 400 V; T <sub>j</sub> = 95 °C; I <sub>T(RMS)</sub> = 4 A; dl <sub>com</sub> /dt = 1,8 A/ms; gate	-	<b>-</b>	50	-	V/μs
t <sub>st</sub>	Gate controlled turn-on time	open circuit  I <sub>TM</sub> = 6 A; V <sub>D</sub> = V <sub>DRM(max)</sub> ; I <sub>G</sub> = 0.1 A; dl <sub>G</sub> /dt = 5 A/us	-	-	2	-	μs

**Triacs** 

BT136 series




Fig.1. Maximum on-state dissipation,  $P_{\text{tot}}$ , versus rms on-state current,  $I_{\text{T(RMS)}}$ , where  $\alpha$  = conduction angle.




Fig.4. Maximum permissible rms current  $I_{T(RMS)}$ , versus mounting base temperature  $T_{mb}$ .




Fig.2. Maximum permissible non-repetitive peak on-state current  $I_{TSM}$ , versus pulse width  $t_p$ , for sinusoidal currents,  $t_p \le 20$ ms.




Fig.5. Maximum permissible repetitive rms on-state current  $I_{T(RMS)}$ , versus surge duration, for sinusoidal currents, f = 50 Hz;  $T_{mb} \le 107$  °C.




Fig.3. Maximum permissible non-repetitive peak on-state current l<sub>TSM</sub>, versus number of cycles, for sinusoidal currents, f = 50 Hz.




Fig.6. Normalised gate trigger voltage  $V_{\rm GT}(T_j)/V_{\rm GT}(25^{\circ}{\rm C})$ , versus junction temperature  $T_j$ .

#### SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

- SDLS031A DECEMBER 1983 REVISED DECEMBER 2001
- Convert TTL Voltage Levels to MOS Levels
- High Sink-Current Capability
- Input Clamping Diodes Simplify System Design
- Open-Collector Drivers for Indicator Lamps and Relays
- Inputs Fully Compatible With Most TTL Circuits


#### description

These TTL hex inverter buffers/drivers feature high-voltage open-collector outputs for interfacing with high-level circuits (such as MOS) or for driving high-current loads (such as lamps or relays), and also are characterized for use as inverter buffers for driving TTL inputs. The SN5406 and SN7406 have minimum breakdown voltages of 30 V. The SN5416 and SN7416 have minimum breakdown voltages of 15 V. The maximum sink current is 30 mA for the SN5406 and SN5416, and 40 mA for the SN7406 and SN7416.

SN5406, SN5416 ... J OR W PACKAGE SN7406 ... D, N, OR NS PACKAGE SN7416 ... D OR N PACKAGE (TOP VIEW)

`		
17 L	$\tau$	744 1/20
1/14	1	14 F ACC
1A [ 1Y [	2	13   J 6A
2A [ 2Y [	3	14 V <sub>CC</sub> 13 6A 12 6Y
2Y 🛛	4	11 5A 10 5Y
3A [	5	10 [] 5Y
3Y [	6	9 ] 4A 8 ] 4Y
GND [	7	8 J 4Y

SN5406 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

#### **ORDERING INFORMATION**

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
0°C to 70°C		Tube	SN7406D	7406		
	SOIC - D	Tape and reel	SN7406DR	7400		
		Tube	SN7416D	7416		
		Tape and reel	SN7416DR	7410		
			SN7406N	SN7406N		
	PDIP - N	Tube	SN7416N	SN7416N		
	SOP - NS	Tape and reel	SN7406NSR	SN7406		
–55°C to 125°C	CDIP - J	Tube	SNJ5406J	SNJ5406J		
		Tube	SNJ5416J	SNJ5416J		
		Tube	SNJ5406W	SNJ5406W		
	CDIP-W	Tube	SNJ5416W	SNJ5416W		
	LCCC - FK	Tube	SNJ5406FK	SNJ5406FK		

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


#### SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SDLS031A - DECEMBER 1963 - REVISED DECEMBER 2001

#### logic diagram (positive logic)



#### schematic (each buffer/driver)



Resistor values shown are nominal.

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

	7 V
Supply voltage, V <sub>CC</sub> (see Note 1)	5.5 V
Input voltage, V <sub>C</sub> (see Note 1)  Output voltage, V <sub>O</sub> (see Notes 1 and 2): SN5406, SN7406	30 V
SN6/16 SN//41D	
	86°C/W
N nackade	,
NS nackage	
Storage temperature range, T <sub>stg</sub>	65°C to 150°C
Stolage felliberature range, istig	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network ground terminal.

<sup>2.</sup> This is the maximum voltage which should be applied to any output when it is in the off state.

The package thermal impedance is calculated in accordance with JESD 51-7.

#### SN5406, SN5416, SN7406, SN7416 **HEX INVERTER BUFFERS/DRIVERS** WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SDLS031A - DECEMBER 1983 - REVISED DECEMBER 2001

#### recommended operating conditions

			SN5406 SN5416			SN7406 SN7416			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	>
VIH	High-level input voltage		2			2			<u> </u>
/ <sub>IL</sub>	Low-level input voltage				0.8			0.8	<u> </u>
- 11		'06			30			30	l v
Vон		'16			15			15	
lOL	Low-level output current				30			40	mA
T <sub>A</sub>	Operating free-air temperature		55		125	0		70	•c

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONST  VCC = MIN, I <sub>I</sub> = -12 mA			SN5406 SN5416			SN7406 SN7416			UNIT
PARAMETER				MIN	TYP‡	MAX	MIN	TYP <sup>‡</sup>	MAX	
VIK					-1.5			-1.5	V	
	V <sub>CC</sub> = MIN,	V <sub>IL</sub> = 0.8 V,	V <sub>OH</sub> =§			0.25			0.25	mΑ
Юн	VCC trinit,		I <sub>OL</sub> = 16 mA			0.4			0.4	>
Vol	V <sub>CC</sub> = MIN,	VILLETY F	IOL = ¶		****	0.7			0.7	
lı .	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
ųн :	V <sub>CC</sub> = MAX,	V <sub>IH</sub> = 2.4 V				40			40	μΑ
IIL III	VCC = MAX,	V <sub>IL</sub> = 0.4 V				-1.6			-1.6	mA
ICCH	V <sub>CC</sub> = MAX				30	48		30	48	mA
ICCL	V <sub>CC</sub> = MAX				32	51		32	51	mA

T For conditions shown as MiN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see Figure 1)

State in S origina			·				
PARAMETER	FROM (INPUT)	TO TEST CONDITIONS		MIN	TYP	MAX	UNIT
	(4.6. 0.1)	<u> </u>	R <sub>L</sub> = 110 Ω, C <sub>L</sub> = 15 pF		10	15	ns
<b>TPLH</b>	Α	Y		-	15	23	
TPHL				<del></del>			

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. \$ V<sub>OH</sub> = 30 V for '06 and 15 V for '16. ¶ l<sub>OL</sub> = 30 mA for SN54' and 40 mA for SN74'.

#### **8051 INSTRUCTION SET**

#### DATA TRANSFER INSTRUCTION

#### MOV Dest byte, src byte

The following 15 instructions are the data transfer instructions.

The data is being transferred between register to register or register to internal data memory.

1) Syntax : MOV A, Rn

Description : move the register contents into the accumulator.

Mathematically :(A) (Rn)

Bytes :1

Cycles :1

Encoding : 1110 1 r r r; r r r bits are the encoded bits corresponding registers R0

to R7. The opcode for this instruction is EB H.

Flags affected : nil

Addressing mode: register addressing

2) Syntax : MOV A, direct

description : move the contents of the direct byte into the accumulator.

Mathematically :(A) (direct)

Bytes : 1 Cycles :1

Encoding :1 1 1 0 0 1 0 1 direct address byte

Opcodes :E5, direct address byte

Flags affected :nil

Addressing mode :direct memory addressing

3) Syntax : MOV A,@Ri

description : move the contents of the internal datamemory indirectly addressed.

Mathematically: (A) ((Ri))
Bytes: 1

Cycles : 1

Encoding : 1110 0111

Opcodes : E6-E7H, direct address byte Flags affected : nil

Addressing mode: Register indirect addressing

: MOV A ,# data 8 4) Syntax

: move the immediate data 8 in the instruction into the accumulator. description

: (A) (data 8) **Mathematically** 

: 2 Bytes : 1 Cycles

:0111 0 100 Encoding

: 74, immediate data byte(data 8) Opcodes

Flags affected : nil

Addressing mode: immediate addressing

: MOV Rn, A 5) Syntax

: move the accumulator contents into the register description

Mathematically : (Rn) (A)

: 1 Bytes : 1 Cycles

Encoding :1111 1rrr : F5 H-FFH

Opcodes Flags affected : nil

Addressing mode: Register addressing

: MOV Rn, direct 6) Syntax

: move the contents of the direct byte into the register description

Mathematically : (Rn) (direct)

Bytes : 2 : 1 Cycles

: 1010 1rrr, direct address byte Encoding

: A8-AFH, direct address byte Opcodes

Flags affected : nil

Addressing mode: direct memory addressing

: MOV Rn, #data8 7) Syntax

: move the contents of the direct byte into the register description

Mathematically: (Rn) (data8)

: 2 Bytes : 1 Cvcles

:0111 1rrr, Encoding

: 78-7FH,immediate data byte (data 8) Opcodes

Flags affected : nil

Addressing mode: immediate addressing

```
: MOV direct A
8) Syntax
                    : move the contents of the accumulator into the internal data memory
    description
    Mathematically : (direct) ← (A)
                     : 2
    Bytes
                    : 2
    Cycles
                    :1111 0101 ,direct address
    Encoding
                     : F5H, direct address byte
    Opcodes
                     : nil
    Flags affected
    Addressing mode: direct addressing
                     : MOV direct,Rn
 9) Syntax
                     : move the contents of the register into the internal data memory
     description
     Mathematically : (direct)
                                 ▲——(Rn)
                      : 2
     Bytes
                      : 2
     Cycles
                      :1000 1rrr, direct address byte
     Encoding
                      : 88-8FH, direct address byte
     Opcodes
     Flags affected
                       : nil
     Addressing mode: direct memory addressing
                       : MOV direct.direct
  10) Syntax
                       : move the contents of one internal data memory location into
                                                                                    another
      description
      internal data memory location
                                          (direct)
      Mathematically
                       :(direct)
                       :3
      Bytes
                       : 2
      Cycles
                       : 1 0 0 0 0101, direct src, direct dst
      Rncoding
                       : 85H- direct src, direct dst
      Opcodes
                       : nil
       Flags affected
       Addressing mode: direct addressing
                      : MOV direct.@Ri
   11) Syntax
                      : move the contents of internal data memory indirectly addressed by the Ri
       description
       into another internal data memory location.
       Mathematically :(direct)
                                   ←——((Ri))
                        : 2
       Bytes
                       • 2
       Cycles
                       :1000 0111
       Encoding
                       : 86-87H, direct address byte
        Opcodes
                       : nil
        Flags affected
       Addressingmode: register indirect addressing
                        : MOV direct,#data8
    12) Syntax
                        : move the immediate data byte(data8in the instruction) into
                                                                                      internal
        description
        data memory location.
        Mathematically : (direct)
                                    ____(data8)
                         :3
        Bytes
                         : 2
        Cycles
```

: move the contents of accumulator into internal data memory description locationindirectly addressed by Ri. Mathematically :((Ri)) : 1 **Bytes** . 1 Cycles :1111 0111 Encoding : F6-F7H, direct address data byte Opcodes Flags affected Addressing mode: register indirect addressing : MOV @Ri,direct 14) Syntax : move the contents of internal data memory locationspecified in the description instruction into another internal data memory location indirectly (direct) Mathematically : ((Ri)) : 2 **Bytes** : 2 Cycles : 1010 0111 Encoding : A6-A7H, direct address byte Opcodes Flags affected : nil Addressing mode: register indirect addressing : MOV @Ri.#data8 15) Syntax : move the immediate data byte(data8in the instruction) into internal description data memory location, indirectly addressed by the register R0 or R1. \_\_\_(data8) mathematically : ((Ri)) : 2 Bytes Cycles : 1 :00111 0111 Encoding : 76-77H, immediate data byte (data8) Opcodes | : nil Flags affected Addressing mode: indirect immediate addressing : MOV DPTR,#data16 16) Syntax : move the immediate data word(data16in the instruction) into DPTR DPTR is a data memory pointer to address either external data or program memory. (data16) mathematically: (DPTR)

: 1 001 0000 immediate data 15-8,immediate data 7-0

: 90H, immediate data word (data16)

: 75H,immediate data byte (data8)

Flags affected: nil Addressing mode: immediate addressing

:3

Bytes Cycles

Encoding

Opcodes

: MOV @Ri,A

Opcodes Flags affected

13) Syntax

Addressing mode: indirect immediate addressing

#### DATA BIT TRANSFER INSTRUCTIONS

The following are the bit transfer instructions. The data bits are being transferred between internal or SFR data bits and the carry bits.

17) Syntax : MOV C,bit

description : move the bit status of internal data bit specified in the instruction into the

carry bit.

mathematically : (C) (data bit)

Bytes : 2 Cycles : 1

Encoding : 1010 0010,bit address

Opcodes : A2H, bit address

Flags affected : nil

Addressing mode: bit addressing

18) Syntax : MOV bit,C

description : move the carry bit into internal data bit or SFR data bit specified in the

instruction .

mathematically :(data bit) (C)

Bytes : 2 Cycles :1

Encoding :1001 0010,bit address
Opcodes :92H, bit address

Flags affected : nil

Addressing mode: bit addressing

19) Syntax : MOVX A,@DPTR

description : move the contents of the external data memoryindirectly into the

accumulator. The external data memory address is DPTR.

mathematically : (A) ((DPTR))

Bytes :1
Cycles :2

Cycles : 2 Encoding : 1110 0000 Opcodes : EOH

Flags affected: nil
Addressing mode: indirect addressing

: MOVX @DPTR.A 20) Syntax : move the contents of accumulator into external data memory location description pointed by the DPTR. mathematically: ((DPTR)) - (A) **Bytes** :1 : 2 Cycles Encoding : 11110000 Opcodes : FOH Flags affected : nil Addressing mode: indirect addressing 21) Syntax : MOVX @Ri,A : move the contents of accumulator into external data memory location description pointed by the Ri. **←** (A) mathematically : ((Ri)) **Bytes** :1 Cycles : 2 Encoding : 1111 0011 : F2H-F3H Opcodes Flags affected : nil Addressing mode: indirect addressing : MOVX A. @Ri 22) Syntax : move the contents external data memory location pointed by the Ri into description the accumulator. **←** ((Ri)) mathematically : (A) :1 Bytes : 2 Cycles Encoding : 1111 0011 : E2H-E3H Opcodes Flags affected : nil Addressing mode: indirect addressing : MOVC A, @A+DPTR 23) Syntax : move the contents program (code) memory into the accumulator .the description program(code) memory is formed by adding contents of the base register DPTR and the contents of the accumulator .DPTR points to the program address and the contents of the accumulator is treated as the offset.  $\leftarrow$  ((DPTR)+(A)) mathematically : (A) : 1 Bytes Cycles : 2

: 1001 0011

: 93H

: nil

Addressing mode: index addressing

Encoding

Opcodes

Flags affected

: MOVC A, @A+PC 24) Syntax : move the contents program (code) memory into the accumulator the description program(code) memory is formed by adding contents of the base register PC and the contents of the accumulator.PC points to the program address and the contents of the accumulator is treated as the offset. -((PC)+(A))mathematically : (A) :1 **Bytes** : 2 Cycles : 1000 0011 Encoding :83H Opcodes : nil Flags affected Addressing mode: index addressing : PUSH ,direct 25) Syntax : SP the stack pointer is incremented by 1. move or save the contacts of the description internal data memory onto the stack. mathematically :  $(\dot{SP}) \leftarrow (SP)+1$ ;  $((SP)) \leftarrow (direct)$ : 2 **Bytes** : 2 Cycles : 1100 0000 ,direct address Encoding : COH, direct address **Opcodes** : nil Flags affected Addressing mode: register addressing : POP .direct 26) Syntax : The contents of the top of the SP are moved to popped onto the internal data memory location specified in the instruction and the SP, the stack pointer is decremented by 1, after the instruction.  $((SP)); (SP) \leftarrow (SP)-1$ mathematically: (direct) : 2 Bytes : 2 Cycles : 1101 0000 ,direct address Encoding : DOH, direct address Opcodes Flags affected : nil Addressing mode: register addressing

: exchange the register Rn contents with the accumulator .

: XCH A, Rn

: 1100 1rrr

. COU CELI

mathematically : (A) (Rn); : 1

:1

27) Syntax

**Bytes** 

Cycles

Encoding

description

: nil Flags affected

Addressing mode: register addressing

: XCH A, direct 28) Syntax

: exchange the contents of the internal data memory with the accumulator description

mathematically : (A) (direct)

**Bytes** : 2 Cycles

: 1110 0101, direct address byte Encoding

: C5 , direct addres byte Opcodes

Flags affected : nil

Addressing mode: direct memory addressing

: XCH A, @Ri 29) Syntax

: exchange the contents of the internal data memory indirectly addressed by description

the Ri.

mathematically : (A) ← → ((Ri))

: 1 Bytes : 1 Cycles

: 1100 0111 Encoding : C6-C7H, Opcodes Flags affected : nil

Addressing mode: indirect register addressing

30) Syntax : XCHD A. @Ri

: exchange the low order nibble of the internal data memory indirectly description

addressed by the Ri with the low order nibble of the accumulator.

mathematically: (A3-0) ((Ri) 3-0)

: 1 **Bytes** :1 Cycles

: 1101 0111 Encoding : D6-D7H, Opcodes

Flags affected : nil

Addressing mode: indirect register addressing

#### ARITHMETIC INSTRUCTIONS

: ADD A. Rn 31) Syntax

: the register contents and the contents of the accumulator are added and description

returned to the accumulator

mathematically : (A) (Rn)+(A)

: 1 Bytes Cycles : 1

: 0010 1rrr Encoding : 28H-2FH Opcodes

Flags affected : all flags are affected Addressing mode: register addressing

: ADD A, direct

32) Syntax : the contents of the internal data memory and the contents of the accumulator description

are added and returned to the accumulator mathematically : (A)  $\leftarrow$  (direct)+(A)

: 2 **Bytes** Cvcles : 1

: 0010 0101, direct address Encoding

: 25H ,direct address Opcodes : all flags are affected Flags affected Addressing mode: direct addressing

33) Syntax

: ADD A, @Ri

: add the contents of the internal data memory indirectly addressed by the Ri description to the accumulator and the sum is returned to the accumulator.

mathematically : (A)  $\leftarrow$  ((Ri)+(A)

**Bytes** : 1 : 1 Cycles

:0010 0111 Encoding : 26H -27H Opcodes

: all flags are affected Flags affected

Addressing mode: register indirect addressing

34) Syntax

: ADD A, #data8

: the immediate data byte(data8) specified in the instruction description contents of the accumulator are added and the sum is returned to the accumulator.

mathematically: (A) —— data8+(A)

: 2 **Bytes** : 1 Cycles

: 0010 0100, immediate byte Encoding : 24H ,immediate byte Opcodes : all flags are affected Flags affected Addressing mode: immediate addressing

35) Syntax

: ADDC A, Rn

: the register contents and the contents of the accumulator along with the Description carry status are added and returned to the accumulator.

mathematically : (A) -data8+(A)+(C)

: 1 **Bytes** :1 Cycles Encoding

: 0011 1rrr. : 38H-3FH Opcodes

: all flags are affected Flags affected Addressing mode: register addressing

36) Syntax

: ADDC A, direct

Description : the contents of the internal data memory contents and the contents of the accumulator along with the carry status are added and returned to the accumulator.

mathematically : (A) direct + (A) +(C)

Bytes : 2 Cycles : 1

Encoding : 0011 0101, direct address

Opcodes : 35H

Flags affected : all flags are affected Addressing mode : direct addressing

37) Syntax : ADDC A, @Ri

description : add the contents of the internal data memory indirectly addressed by the Ri to the accumulator along with the status of carry and the sum is returned to the accumulator.

mathematically : (A)  $\stackrel{\checkmark}{\longleftarrow}$  ((Ri) + (A) + (C)

Bytes : 1 Cycles : 1

Encoding : 0011 0111 Opcodes : 36H –37H

Flags affected : all flags are affected

Addressing mode: register indirect addressing

38) Syntax : ADDC A, #data8

description : the immediate data byte (data8) specified in the instruction and the contents of the accumulator are added along with the status of carry and the sum is returned to the accumulator.

mathematically : (A) data8 + (A) + (C)

Bytes : 2 Cycles : 1

Encoding : 0011 0100,immediate byte
Opcodes : 34H, immediate byte
Flags affected : all flags are affected
Addressing mode : immediate addressing

39) Syntax : SUBB A, Rn

description : the register contents and the contents of the accumulator are added and subtracted from the contents of the accumulatorandthe difference is returned to the accumulator.

mathematically : (A)  $\leftarrow$  (A) -{(Rn) + c}

Bytes :1 Cycles :1

Encoding : 1001 1rrr Opcodes : 98H-9FH

Flags affected : all flags are affected Addressing mode : register addressing 40) Syntax

: SUBB A, direct

description : the contents of the internal data memory specified in the instruction and the carry status are added and subtracted from the contents of the accumulator and the difference is returned to the accumulator

mathematically : (A)  $\leftarrow$  (A)-{(direct) + C}

Bytes : 2 Cycles : 1

Encoding : 1001 0101, direct address
Opcodes : 95H, direct address

Flags affected : all flags are affected Addressing mode : direct addressing

41) Syntax

: SUBB A, @Ri

description : the contents of the internal data memory indirectly addressed by the Ri and the carry status are added and subtracted from the contents of the accumulator and the difference is returned to the accumulator.

mathematically : (A)  $\leftarrow$  (A)-{((Ri)) + C}

Bytes :1 Cycles :1

Encoding : 1001 0111 Opcodes : 96H – 97H

Flags affected : all flags are affected

Addressing mode: register indirect addressing

42) Syntax

: SUBB A, #data8

description: the immediate data byte (data8) specified in the instruction and the carry status are added and subtracted from the contents of the accumulator and the difference is returned to the accumulator.

mathematically : (A)  $\leftarrow$  (A)-(data 8 + C)

Bytes : 2 Cycles : 1

Encoding : 1001 0100,immediate byte
Opcodes : 94H,immediate byte
Flags affected : all flags are affected
Addressing mode : immediate addressing

43) Syntax : INC A

description : the contents of the accumulator is incremented by 1

mathematically : (A)  $\leftarrow$  (A) + 1

Bytes : 1 Cycles : 1

Encoding : 0000 0100

Opcodes : 04H Flags affected : nil

Addressing mode: register addressing

44) Syntax : INC Rn

description : the contents of the register is incremented by 1

mathematically : (Rn)  $\leftarrow$  (Rn) + 1

Bytes :1 Cycles :1

Encoding : 0000 1rrr Opcodes : 08-0FH Flags affected : nil

Addressing mode: register addressing

45) Syntax : INC direct

description : the contents of the internal data memory are incremented by 1

mathematically: (direct) (direct) + 1

Bytes : 2 Cycles : 1

Encoding : 0000 0101, direct byte

Opcodes : 05H, direct byte

Flags affected : nil

Addressing mode: direct addressing

46) Syntax : INC @ Ri

description : the contents of the internal data memory addressed indirectly

by register Ri is incremented by 1

mathematically : ((Ri))  $\leftarrow$  ((Ri)) + 1

Bytes : 1 Cycles : 1

Encoding : 0000 0111 Opcodes : 06-07H Flags affected : nil

Addressing mode: register indirect addressing

47) Syntax : DEC A

description : the contents of the accumulator is decremented by 1

mathematically: (A) -1

Bytes : 1 Cycles : 1

Encoding : 0001 0100 Opcodes : 14H

Flags affected : nil

Addressing mode: register addressing

48) Syntax : DEC Rn

description : the contents of the register is decremented by 1

mathematically: (Rn) (Rn) -1

Bytes: 1

Cycles: 1

Encoding : 0001 1rrr Opcodes : 18-1FH Flags affected : nil

Addressing mode: register addressing

49) Syntax : DEC direct

description : the contents of the internal data memory are decremented by 1

mathematically : direct) (direct) - 1

Bytes : 2 Cycles : 1

Encoding : 0001 0101, direct byte Opcodes : 15H, direct byte

Flags affected : nil

Addressing mode: direct addressing

50) Syntax : DEC @ Ri

description : the contents of the internal data memory addressed indirectly

by register Ri is decremented by 1

mathematically: ((Ri)) ((Ri)) - 1

Bytes : 1 Cycles : 1

Encoding : 0001 0111 Opcodes : 16-17H Flags affected : nil

Addressing mode: register indirect addressing

51) Syntax : INC DPTR

description : the contents of the 16 bit pointer DPTR is incremented by 1 mathematically

: (DPTR)16 (DPTR) <u>↓ 1</u>

Bytes : 1 Cycles : 2

Encoding : 1010 0011
Opcodes : A3H
Flags affected : nil

Addressing mode: register addressing

52) Syntax : MUL AB

: this is an unsigned 8 bit by 8 bit multiplication instruction. The contents of description the accumulator and the SFR B are multiplied and the product is returned to B(MSB) and A (LSB)

Mathematically : (B) (A) (B) \* (A)

Bytes :1 :4 Cycles

: 1010 0100 Encoding : A4H Opcodes

: carry is cleared after the instruction, 0 & P are affected Flags affected

Addressing mode: register addressing

: DIV AB 53) Syntax

: this is an unsigned 8 bit by 8 bit division instruction. The contents of the description accumulator is the dividend and the content of SFR B is divisor d and the quotient is returned

to A and the SFR B contains remainder

Mathematically : (A)  $\leftarrow$  (A) / (B),(B)  $\stackrel{\frown}{\leftarrow}$  (A)  $\rightarrow$  (B)

: 1 **Bytes** : 4 Cycles

: 1000 0100 Encoding : 84H Opcodes

: C & O are cleared.O will be set if the divisor is 00H Flags affected

Addressing mode: register addressing

: DAA AB 54) Syntax

: if the 2 BCD operands are added through ADD or ADDC instructions, the sum description

in the accumulator may not be a BCD sum. With this instruction after the ADD or ADDC

instructions the sum is corrected to BCD value

 $\leftarrow$  (A) + 06H if A3:0 is > 9 or AC=1 and Mathematically: (A) (A) + 60H if A7:4 is > 9 or C=1

: 1 Bytes : 1 Cycles

: 1101 0100 Encoding : D4H Opcodes

: all flags are affected Flags affected Addressing mode: register addressing

#### **LOGIC INSTRUCTIONS**

: ANL A,Rn 55) Syntax

: logically AND the contents of the accumulator and the contents of the register description

Rn and the result is returned to the accumulator

Mathematically : (A)  $\leftarrow$  (R)^(A)

:1 **Bytes** : 1 Cycles

: 0101 1rrr Encoding : 58H - 5FH

Opcodes

Addressing mode: register addressing

56) Syntax

: ANL A.direct

: logically AND the contents of the accumulator and the contents of the internal description

data memory byte and the result is returned to the accumulator

(direct)^(A) Mathematically :(A)

: 2 **Bytes** 

: 1

Cycles

: 0101 0101, direct byte

Encoding Opcodes

: 55H, direct byte

: only parity is affected Flags affected Addressing mode: direct addressing

57) Syntax

**Bytes** 

: ANL A ,@ Ri

description

: logically AND the contents of the accumulator and the contents of the internal

data memory indirectly addressed by the Ri and the result is returned to the accumulator

Mathematically : (A)  $\leftarrow$  ((Ri))^(A)

:1

: 1

Cycles Encoding :01010111

Opcodes

: 56H - 57H

Flags affected

: only parity is affected

Addressing mode: register indirect addressing

58) Syntax

: ANL A,#data 8

description

: logically AND the contents of the accumulator and the immediate data byte and the result is returned to the accumulator

Mathematically: (A) data 8^(A)

Bytes

: 2

Cycles

: 1 : 0101 0100, immediate byte

Encoding Opcodes

: 54H,immediate data byte(data 8)

: only parity is affected Flags affected Addressing mode: immediate addressing

59) Syntax

:ANL direct,A

: logically AND the contents of the accumulator and description

the contents of the internal data memory byte and the result is returned to the accumulator (direct) ^ (A)

Bytes : 2 Cycles : 1

Encoding : 0101 0010, direct byte
Opcodes : 52H, direct byte
Flags affected : only parity is affected
Addressing mode : direct addressing

60) Syntax : ANL direct,#data 8

description : logically AND the contents of the internal data memory and the immediate data byte and the result is returned to the internal data memory

Mathematically :(direct) data 8^(direct)

Bytes : 2 Cycles : 1

Encoding : 0101 0011,immediate byte
Opcodes : 53H,immediate data byte (data 8)

Flags affected : only parity is affected
Addressing mode : immediate addressing

61) Syntax : ORL A,Rn

description : logically OR the contents of the accumulator and the contents of the register

Rn and the result is returned to the accumulator Mathematically: (A) (Rn) V (A)

Bytes :1 Cycles :1

Encoding : 0100 1rrr Opcodes : 48H – 4FH

Flags affected : only parity is affected Addressing mode : register addressing

62) Syntax : ORL A, direct

description : logically OR the contents of the accumulator and the contents of the internal

data memory byte and the result is returned to the accumulator

Mathematically: (A) (direct) V (A)

Bytes : 2 Cycles : 1

Encoding : 0100 0101, direct byte
Opcodes : 45H, direct byte
Flags affected : only parity is affected

Addressing mode: direct addressing

63) Syntax : ORL A ,@ Ri

: logically OR the contents of the accumulator and the contents of the internal description data memory indirectly addressed by the Ri and the result is returned to the accumulator ((Ri)) V (A) Mathematically: (A) : 1 **Bytes** : 1 Cycles : 0100 0111 Encoding : 46H - 47H Opcodes : only parity is affected Flags affected Addressing mode: register indirect addressing : ORL A,#data 8 64) Syntax : logically OR the contents of the accumulator and description the immediate data byte and the result is returned to the accumulator data 8 V (A) Mathematically :(A) : 2 **Bytes** :1 Cycles : 0100 0100, immediate byte Encoding : 44H,immediate data byte(data 8) Opcodes : only parity is affected Flags affected Addressing mode: immediate addressing : ORL direct,A 65) Syntax : logically OR the contents of the accumulator and the contents of the internal data memory byte and the result is returned to the accumulator Mathematically:(direct) ← (direct) V (A) . 2 **Bytes** : 1 Cycles : 0100 0010, direct byte Encoding : 42H.direct byte Opcodes : only parity is affected Flags affected Addressing mode: direct addressing : ORL direct,#data 8 66) Syntax : logically OR the contents of the internal data memory and the immediate data byte and the result is returned to the internal data memory Mathematically:(direct) \_\_\_\_ data 8 V (direct) : 2 **Bytes** Cycles : 1

: 0100 0011, immediate byte

: only parity is affected

Addressing mode: immediate addressing

: 43H,immediate data byte(data 8)

Encoding

Opcodes

Flags affected

: XRL A.Rn 67) Syntax : logically exclusive OR the contents of the accumulator and the contents of the description register Rn and the result is returned to the accumulator **←** (Rn) V (A) Mathematically: (A) :1 **Bytes** Cycles : 1 : 0110 1rrr Encoding : 68H - 6FH Opcodes : only parity is affected Flags affected Addressing mode: register addressing : XRL A.direct 68) Syntax : logically exclusive OR the contents of the accumulator and the contents of description the internal data memory byte and the result is returned to the accumulator (direct) V (A) Mathematically : (A) : 2 Bytes : 1 Cycles : 0110 0101, direct byte Encoding : 65H, direct byte Opcodes : only parity is affected Flags affected Addressing mode: direct addressing :XRL A,@ Ri 69) Syntax : logically exclusive OR the contents of the accumulator and the contents of description the internal data memory indirectly addressed by the Ri and the result is returned to the accumulator **←** ((Ri)) V (A) Mathematically :(A) :1 Bytes : 1 Cycles :01100111 Encoding : 66H –67H Opcodes : only parity is affected Flags affected Addressing mode: register indirect addressing : XRL A,#data 8 70) Syntax : logically exclusive OR the contents of the accumulator and the immediate data byte and the result is returned to the accumulator data 8 V (A) Mathematically :(A) : 2 **Bytes** :1 Cycles

: 0110 0100,immediate byte

: only parity is affected

: 64H,immediate data byte (data 8)

Encoding

Opcodes

Flags affected

Addressing mode: immediate addressing

: XRL direct.A 71) Syntax : logically exclusive OR the contents of the accumulator and description the contents of the internal data memory byte and the result is returned to the accumulator \_\_\_(direct) V (A) Mathematically :(direct) : 2 **B**vtes : 1 Cycles : 0110 0010, direct byte Encoding : 62H, direct byte Oncodes : only parity is affected Flags affected Addressing mode: direct addressing : XRL direct,#data 8 72) Syntax : logically exclusive OR the contents of the internal data memory and description the immediate data byte and the result is returned to the internal data memory data 8 V (direct) Mathematically: (direct) : 2 Bytes :1 **Cycles** : 0110 0011, immediate byte Encoding : 63H,immediate data byte (data 8) Opcodes : only parity is affected Flags affected Addressing mode: immediate addressing : CLR A 73) Syntax description : clear the accumulator Mathematically: (A) ← 0 :1 Bytes : 1 Cycles : 1110 0001 Encoding : E4H Opcodes Flags affected : nil Addressing mode: register addressing : CPL A 74) Syntax : complement the accumulator description Mathematically: (A) ← NOT A

Flags affected: nil
Addressing mode: register addressing

:1

: 1

: F4H

: 1111 0100

Bytes

Cycles

Encoding

Opcodes

```
: RL A
75) Syntax
                   : rotate the accumulator left once
    description
    Mathematically : (A) ← rotate left the contents of accumulator
                                                       <del>< (∆7) -</del>
                    (An+1) (An) n=0-6;(A0)
                     : 1
   Bytes
                    :1
    Cycles
                     :0010 0011
    Encoding
                     : 23H
    Oncodes
                    : nil
    Flags affected
    Addressing mode: register addressing
                     : RLC A
 76) Syntax
                     : rotate the accumulator left once, through carry
     description
     Mathematically : (A) ← rotate left the contents of accumulator through carry
                    (An+1) \leftarrow (An) n=0-6;(A0) \leftarrow (carry);
(carry) \leftarrow (A7)
                      :1
     Bytes
                     : 1
     Cycles
                     :0011 0011
     Encoding
                      : 33H
     Opcodes
                      : carry is affected
     Flags affected
     Addressing mode: register addressing
                     :RR A
  77) Syntax
                     : rotate the accumulator right once
      Mathematically : (A) ← rotate right the contents of accumulator
                             (An)
                      : 1
     Bytes
                      : 1
      Cycles
                      :0000 0011
      Encoding
                       : 03H
      Opcodes
                      : nil
      Flags affected
      Addressing mode: register addressing
                       : RRC A
  78) Syntax
                       : rotate the accumulator right once, through carry
       description
       Mathematically : (A) ← rotate right the contents of accumulator through
                         carry
                                 \leftarrow \qquad (An+1) \ n=0-6; (A7) \qquad \leftarrow \qquad carry;
\leftarrow \qquad (A0)
                        (An)
                        Carry
                       : 1
       Bytes
                       : 1
       Cycles
                       :0001 0011
       Encoding
                       : 13H
       Opcodes
       Flags affected : carry is affected
```

Addressing mode: register addressing

: SWAP A 79) Syntax : interchange the least significant nibble with the most significant nibble of the description accumulator Mathematically : (A) ← interchange the nibbles of the accumulator  $(A3:0) \quad \longleftarrow \quad (A7:4)$ : 1 **Bytes** : 1 Cycles : 1100 0100 Encoding : C4H Opcodes Flags affected : nil Addressing mode: register addressing **BIT LOGICAL INSTRUCTIONS** : ANL C,bit 80) Syntax : logically AND the bit (whose address is specified in the instruction) and the description carry and the result is returned to the carry ← (direct bit) ^ (C) Mathematically :(C) : 2 **Bytes** : 2 Cycles Encoding Oncodes : 1000 0010, direct bit : 82H, direct bit Opcodes Flags affected : carry is affected Addressing mode: direct bit addressing : ANL C/bit 81) Syntax : logically AND the complement of bit (whose address is specified in the description instruction) and the carry and the result is returned to the carry NOT (direct bit)^(C) Mathematically :(C) : 2 **Bytes** Cycles : 1011 0000, direct bit Encoding Opcodes : BOH, direct bit Flags affected : carry is affected Addressing mode: direct bit addressing

: logically OR the bit (whose address is specified in the instruction) and the

Mathematically : (C) ← (direct bit) V (C)

Bytes : 2

Cycles : 2

Encoding : 0111 0010, direct bit

Opcodes : 72H, direct bit

: ORL C,bit

carry and the result is returned to the carry

82) Syntax

description

: carry is affected Flags affected Addressing mode: direct bit addressing

: ORL C, / bit 83) Syntax

: logically OR the complement of the bit (whose address is specified in the description

instruction) and the carry and the result is returned to the carry

NOT (direct bit) V (C) Mathematically : (C)

: 2 **Bytes** : 2

Cycles : 1010 0000, direct bit Encoding

: AOH, direct bit Opcodes Flags affected : carry is affected

Addressing mode: direct bit addressing

: CLR C 84) Syntax : clear the carry description

Mathematically : (C) ← 0

:1 Bytes Cycles

: 1100 0011 Encoding

: C3H Opcodes Flags affected :C

Addressing mode: register addressing

: CLR bit 85) Syntax

> : 2 Bytes :1 Cycles

: 1100 0010, direct bit Encoding

: C2H,direct bit Opcodes

Flags affected : nil

Addressing mode: direct bit addressing

: SETB C 86) Syntax : set the carry bit description

**←** 1 Mathematically :(C) :1

Bytes Cycles

: 1101 0011 Encoding : D3H Opcodes

Flags affected : carry is affected

: SETB bit 87) Syntax : set the bit (whose address is specified in the instruction) description

: 2

**Bytes** Cycles :1 Bytes : 3 Cycles : 2

Encoding : 0000 0010

Opcodes : 02H Flags affected : nil

Addressing mode: direct addressing

92) Syntax : SJMP Reladdr8

description : after this unconditional branch instruction PC jumps to the location labeled as

reladdr8, which is within 127/129 locations
Mathematically: (PC) ——reladdr8

Bytes : 2 Cycles : 2

Encoding : 1000 0000
Opcodes : 80H
Flags affected : nil

Addressing mode: relative addressing

93) Syntax : JMP @A+DPTR

description : after this unconditional indirect branch instruction PC jumps to the location

whose address is at (A)+(DPTR)

Mathematically : (PC) ← (A)+(DPTR)

Bytes : 1 Cycles : 2

Encoding : 0111 0011 Opcodes : 73H

Flags affected : nil

Addressing mode: indirect addressing

94) Syntax : JZ Reladdr8

description : after this conditional relative branch instruction PC jumps relatively to the

address location mentioned in the instruction if all the bits of accumulator are 0

Mathematically : (PC) ← reladdr8

Bytes : 2 Cycles : 2

Encoding : 0110 0000 Opcodes : 60H Flags affected : nil

Addressing mode: relative addressing

95) Syntax : JNZ Reladdr8

description : after this conditional relative branch instruction PC jumps relatively to the address location mentioned in the instruction if any of the bits of accumulator are nonzero

Mathematically : (PC) - reladdr8

Bytes : 2 Cycles : 2

Encoding : 0111 0000
Opcodes : 70H
Flags affected : nil

Addressing mode: relative addressing

96) Syntax : JC Reladdr8

description : after this conditional relative branch instruction PC jumps relatively to the

address location mentioned in the instruction, if CY= 1

Mathematically : (PC) ← reladdr8

Bytes : 2 Cycles : 2

Encoding : 0100 0000
Opcodes : 40H
Flags affected : nil

Addressing mode: relative addressing

97) Syntax : JNC Reladdr8

description : after this conditional relative branch instruction PC jumps relatively to the

address location mentioned in the instruction, if CY= 0

Mathematically : (PC) ← reladdr8

Bytes : 2 Cycles : 2

Encoding : 0101 0000 Opcodes : 50H Flags affected : nil

Addressing mode: relative addressing

98) Syntax : JB Bit addr, Reladdr8

description : after this conditional relative branch instruction PC jumps relatively to the

address location mentioned in the instruction, if the bit is set.

Mathematically : (PC) ← reladdr8

Bytes : 2 Cycles : 2

Encoding : 0010 0000 Opcodes : 20H

Opcodes : 20H Flags affected : nil

Addressing mode: relative addressing

: JNB Bit addr, Reladdr8 99) Syntax : after this conditional relative branch instruction PC jumps relatively to the description address location mentioned in the instruction, if the bit is not set. reladdr8 Mathematically: (PC) : 2 **Bytes** Cycles : 2 :0011 0000 Encoding : 30H Opcodes : nil Flags affected Addressing mode: relative addressing : JBC Bitaddr, Reladdr8 100) Syntax : after this conditional relative branch instruction PC jumps relatively to description the address location mentioned in the instruction, if the bit is set. After which the bit is cleared \_\_ reladdr8 Mathematically:(PC) : 2 Bytes : 2 Cvcles :0001 0000 Encoding : 10H Opcodes : C is cleared after instruction Flags affected Addressing mode: relative addressing : DJNZ Rn, Reladdr8 101) Syntax : after this conditional relative and iterative branch instruction PC jumps description relatively to the address location mentioned in the instruction, Rn-1: Mathematically: Rn reladdr8. if Rn is not zero, then (PC) else PC = PC + 2**Bytes** :3 : 2 Cycles : 1101 1bbb **Encoding Opcodes** : D8-DFH : z is affected and Rn register becomes zero Flags affected Addressing mode: iterative relative addressing : DJNZ direct byte, Reladdr8 102) Syntax : after this conditional, relative and iterative branch instruction PC description jumps relatively to the address location mentioned in the instruction, ← (direct byte) - 1 Mathematically : (direct byte) reladdr8 if direct byte is not zero, then (PC) else PC = PC + 2: 3 **Bytes** : 2 Cycles Encoding : 1101 0101 Opcodes : D5H

: z is affected and direct byte becomes zero

Flags affected

: CJNE A, direct byte, Reladdr8 : If the contents of accumulator with that of the direct byte are not 103) Syntax description equal, then PC jumps relatively to the address location mentioned in the instruction Mathematically: reladdr8, if the contents of accumulator and the ontents of the direct byte is not equal reladdr8 then PC PC = PC + 2else :3 **Bytes** : 2 Cycles : 1011 0101 Encoding : B5H Opcodes Flags affected : nil Addressing mode: conditional and relative addressing : CJNE A,#data8, Reladdr8 : If the contents of accumulator with that of the immediate byte are not 104) Syntax description equal, then PC jumps relatively to the address location mentioned in the instruction Mathematically: reladdr8, if the contents of accumulator and the contents of the immediatebyte are not equal reladdr8 then PC PC = PC + 2else : 3 Bytes : 2 Cycles : 1011 0100 Encoding : B4H Opcodes Flags affected : nil Addressing mode: conditional and relative addressing : CJNE Rn,#data8, Reladdr8 Syntax 105) : If the contents of Rn with that of the immediate byte are not description equal, then PC jumps relatively to the address location mentioned in the instruction Mathematically: reladdr8, if the contents of Rn and the contents of the immediatebyte are not equal reladdr8 then PC PC = PC + 2else :3 Bytes : 2 Cycles : 1011 1bbb Encoding : B8-BFH Opcodes Flags affected : nil Addressing mode: conditional and relative addressing

```
: CJNE @Ri,#data8, Reladdr8
106)
         Syntax
                        : If the contents of memory location pointed by Ri with that of the
         description
         immediate byte are not equal, then PC jumps relatively to the address location mentioned
         in the instruction
          Mathematically:
                                        reladdr8, if the contents of memory location
                    pointed by Ri and immediate byte are not equal
                                  reladdr8
                     then PC
                              PC = PC + 2
                      else
                          : 3
          Bytes
                          : 2
          Cycles
                          : 1011 011b
          Encoding
                          : B6-B7H
           Opcodes
                           : nil
           Flags affected
           Addressing mode: conditional and relative addressing
                          : ACALL Addr11
 107)
           Syntax
                          : after this unconditional SUBROUTINE branch instruction PC jumps to
           description
           the location labeled as Addr11, which is within 2K locations
                                          Mathematically: SP
                                            Addr11
                           (PC)
                            : 2
           Bytes
                            : 2
           Cycles
                           : a10 a9 a8 1 0 0 0 1 a7 a6 a5 a4 a3 a2 a1 a0
           Encoding
                            : 11H, depends on the 2K page addresses
            Opcodes
            Flags affected
                            : nil
            Addressing mode: direct addressing
                           : LCALL Addr16
  108)
            Syntax
                           : after this unconditional branch instruction PC jumps to the location
            description
            labeled as Addr16, which is within 64K locations
                                              SP + 2;((SP))
            Mathematically: SP
                                            - Addr16
                            (PC)
                             : 3
            Bytes
                             : 2
             Cycles
                             : 0001 0010
             Encoding
                             : 12H
             Opcodes
             Flags affected
                             : nil
             Addressing mode: direct addressing
             Syntax
   109)
```

description

Tallanda DC

address stored in the top of the stack.

: after this unconditional branch instruction PC jumps back to the

(SP) · SP

Bytes : 1 Cycles : 2

Encoding : 0010 0010

Opcodes : 22H Flags affected : nil

Addressing mode: direct addressing

110) Syntax : RETI

description : after this unconditional branch instruction PC jumps back to the address stored in the top of the stack and restores the interrupt logic to accept additional interrupts at the same priority level as the one just processed .this instruction is to be

used in the interrupt service routines

Mathematically: PC (SP); SP SP - 2

Bytes : 1 Cycles : 2

Encoding : 0011 0010

Opcodes : 32H Flags affected : nil

Addressing mode: direct addressing

#### **MISCELLANEOUS INSTRUCTIONS**

111) Syntax : NOP

description : It is a no operation instruction

Bytes : 1 Cycles : 1

Encoding : 0000 0000 Opcodes : 00H Flags affected : nil