



M.E/PHD DEGREE EXAMINATIONS: APRIL / MAY 2024

(Regulation 2018)

Second Semester

EMBEDDED SYSTEM TECHNOLOGIES

P18ESE2002: CMOS VLSI Design

COURSE OUTCOMES

CO1: Understand the fundamental concepts of VLSI design process and CMOS fabrication process.

CO2: Study the electrical properties of MOS devices and characteristics of CMOS logic.

CO3: Interpret the CMOS design rules and circuit characteristics

CO4: Design simple digital modules using CMOS logic

CO5: Apply verilog HDL on design of simple digital circuits

Time: Three Hours

Maximum Marks: 100

Answer all the Questions:-

PART A (10 x 1 = 10 Marks)

1. Find the sequence of steps in VLSI fabrication process CO1 [K2]
 - a) dielectric and polysilicon layer deposition, oxidation, lithography, and dry etching
 - b) Lithography, dielectric and polysilicon layer deposition, oxidation and dry etching
 - c) Lithography, oxidation, dielectric and polysilicon layer deposition and dry etching
 - d) dielectric and polysilicon layer deposition, oxidation, Lithography, and dry etching
2. In basic inverter circuit _____ is connected to ground. CO1 [K2]
 - a) source
 - b) gates
 - c) drain
 - d) resistance
3. Pass transistors are transistors used as _____. CO2 [K1]
 - a) switches connected in parallel
 - b) switches connected in series
 - c) inverters used in series
 - d) inverter used in parallel
4. **Match the following** CO2 [K2]

List I	List II
A. Noise Margin is	i. V_{IH} and V_{IL}

- | | | |
|--|-----|-------------------|
| 12. Identify the importance of silicon on insulator. | CO1 | [K ₂] |
| 13. Which transistor can be used in enhancement mode? | CO2 | [K ₁] |
| 14. Sketch the pass transistor AND gate logic. | CO2 | [K ₃] |
| 15. What is the importance of CMOS layout design rules? | CO3 | [K ₁] |
| 16. Define sheet resistance. | CO3 | [K ₂] |
| 17. Name few circuits for switch logic and mention its importance. | CO4 | [K ₂] |
| 18. Define clocked sequential circuit. | CO4 | [K ₁] |
| 19. Write the Verilog code for Ex-OR gate in data flow modeling. | CO5 | [K ₅] |
| 20. What is test bench in Verilog? | CO5 | [K ₂] |

PART C (6 x 5 = 30 Marks)

- | | | |
|---|-----|-------------------|
| 21. Discuss the difference between logical design and physical design in VLSI. | CO1 | [K ₂] |
| 22. Calculate the threshold voltage V_{TO} at $V_{SB}=0$, for a polysilicon gate n-channel MOS transistor with the following parameters: substrate doping density $N_A= 10^{16} \text{ cm}^{-3}$ polysilicon gate doping density $N_D=2 \times 10^{20} \text{ cm}^{-3}$ gate oxide thickness $t_{ox}=500 \text{ \AA}$ and oxide interface fixed charge density $N_{ox}=4 \times 10^{10} \text{ cm}^{-2}$ | CO2 | [K ₅] |
| 23. Draw and discuss the CMOS inverter DC transfer characteristics. | CO2 | [K ₂] |
| 24. Define latch up and briefly explain the ways to prevent it. | CO3 | [K ₂] |
| 25. Discuss the general architecture of pre-charged domino CMOS logic. | CO4 | [K ₂] |
| 26. Write a Verilog code for 4:1 Mux in behavioral modeling. | CO5 | [K ₅] |

Answer any FOUR Questions

PART D (4 x 10 = 40 Marks)

- | | | |
|---|-----|-------------------|
| 27. Elaborate the wafer processing methodology in detail. | CO1 | [K ₂] |
| 28. Explain the different second order effects in CMOS transistor. | CO2 | [K ₂] |
| 29. Draw the circuit diagram of one bit dynamic shift register and explain its functionality. | CO3 | [K ₃] |

30. Implement the given Boolean expression in static CMOS logic CO4 [K₅]
$$Y = \overline{(A+B) \cdot (C+D) \cdot (E+F+G \cdot H)}$$
31. Write the Verilog code for Verilog code for 4 to 2 line Encoder and JK flip flop CO5 [K₅]
in behavioral modeling.
