

4. Match the list I items with list II for ARM registers in user mode.

CO1 [K₂]

List I				List II			
A. r0				i. stack pointer			
B.r13				ii. general purpose register			
C.r14				iii. program counter			
D.r15				iv. link register			

A B C D

- a) ii i iv iii
 b) iv iii ii i
 c) i iii iv ii
 d) iii i ii iv

5. cpsr stands for _____

CO1 [K₂]

- a) Current Program Status Register b) Current Program Stack Register
 c) Carry Program Status Register d) Carry Program Stack Register

6. ISR stands for _____

CO3 [K₂]

- a) Interrupt Server Routine b) Interrupt Service Register
 c) Instruction Service Routine d) Interrupt Service Routine

7. The Blackfin processor provides both the functionalities of a micro-controller unit & _____ within a single processor by allowing flexibility.

CO4 [K₂]

- a) microprocessor b) counter
 c) digital signal processor d) ports

8. Assertion (A): The Blackfin processor includes two dual-channel synchronous serial ports SPORT0 & SPORT1 used for serial & multiprocessor communications.

CO4 [K₃]

Reason (R): High-speed and synchronous serial port that supports I²S, TDM & various other configurable framing modes for connecting DACs, ADCs, FPGAs & other processors.

- a) Both A and R are false b) A is true but R is false
 c) R is true but A is not related with R d) Both A and R are true and R is correct explanation of A

9. CODEC units contains _____

CO5 [K₂]

- a) ADC b) DAC
 c) LPF d) all of the above

33. Describe the micro signal architecture of Blackfin processor with neat sketch.

CO4 [K₂]
