Normal view MARC view ISBD view

Design and Implementation of HDLC Procedures Based on FPGA (Record no. 173377)

MARC details
000 -LEADER
fixed length control field	00411nam a2200121Ia 4500
100 ## - MAIN ENTRY--AUTHOR NAME
Personal name	"Kavitha (S), Saranya (P), Vanikiruthika (D)"
245 #0 - TITLE STATEMENT
Title	Design and Implementation of HDLC Procedures Based on FPGA
260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT)
Year of publication	2010
700 ## - ADDED ENTRY--PERSONAL NAME
Personal name	Rajeswari Mariappan
856 ## - ELECTRONIC LOCATION AND ACCESS
Uniform Resource Identifier	http://library.kct.ac.in/opac-tmpl/bootstrap/THESIS/71206106023KAVITHA.pdf
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Koha item type	Project

Holdings
Withdrawn status	Home library	Current library	Shelving location	Date acquired	Accession Number	Koha item type
	Kumaraguru College of Technology	Kumaraguru College of Technology		2019-08-16	P 3043	Project