Normal view MARC view ISBD view

Chip Design for Submicron VLSI: Cmos Layout and Simulation

By:

Publication details: 2012; Cengage Learning India Private LtdDescription: CD(BOOK); Paper Pack; NODDC classification:

Contents:

74137

Average rating: 0.0 (0 votes)

Holdings
Cover image	Item type	Current library	Home library	Collection	Shelving location	Call number	Materials specified	Vol info	URL	Copy number	Status	Notes	Date due	Barcode	Item holds	Item hold queue priority	Course reserves
	Non-Books (CD, DVD, Video Tap)	Kumaraguru College of Technology				621.38.06 UYE (Browse shelf(Opens below))					Available	ECE		N 6216

Browsing Kumaraguru College of Technology shelves Close shelf browser (Hides shelf browser)

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	621.38.06 SON Electron Devices & Circuits	621.38.06 SON Electron Devices & Circuits	621.38.06 SON Electron Devices & Circuits	621.38.06 UYE Chip Design for Submicron VLSI: Cmos Layout and Simulation	621.38.06VLSI RAM Digital VLSI Systems Design: A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog	621.38.06VLSI RAM Digital VLSI Systems Design: A Design Manual For Implementation Of Projects On FPGAs And ASICs Using Verilog	621.38.06VLSI RAM Digital VLSI Systems Design	Next

74137

There are no comments on this title.

to post a comment.

Back to results