Image from Amazon.com
Chip Design For SubMicron VLSI: CMOS Loyout and Simulation
Language: 16+411 Language: ENGLISH Publication details: Cenage Learning India Pvt. Ltd 16+411ISBN:- 9788131501955
- 621.38.06VLSI UYE
| Cover image | Item type | Current library | Home library | Collection | Shelving location | Call number | Materials specified | Vol info | URL | Copy number | Status | Notes | Date due | Barcode | Item holds | Item hold queue priority | Course reserves | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Books
|
Kumaraguru College of Technology | 621.38.06VLSI UYE (Browse shelf(Opens below)) | Available | ECE | 65743 |
Browsing Kumaraguru College of Technology shelves Close shelf browser (Hides shelf browser)
|
No cover image available | No cover image available |
|
|
|
|
||
| 621.38.06VLSI UYE Introduction to VLSI Circuits and Systems | 621.38.06VLSI UYE Introduction to VLSI Circuits and Systems | 621.38.06VLSI UYE Introduction to VLSI Circuits and Systems | 621.38.06VLSI UYE Chip Design For SubMicron VLSI: CMOS Loyout and Simulation | 621.38.06VLSI UYE Chip Design For SubMicron VLSI: CMOS Loyout and Simulation | 621.38.06VLSI UYE Chip Design For SubMicron VLSI: CMOS Loyout and Simulation | 621.38.06VLSI UYE Chip Design for Submicron VLSI: Cmos Layout and Simulation |
Paper Pack
There are no comments on this title.
Log in to your account to post a comment.