Modeling. Synthesis, and Rapid Prototyping With the Verilog HDL - Ciletti (Michael D) (Dorling Kindersely (India) Pvt Ltd)
Paper Pack
Keywords: VHDL