



13. Give the truth table for half subtractor.
14. What is decoder?
15. Mention the different types of triggering of flip-flops.
16. If a ring counter consists of 12 flip-flops, what is the maximum count capability?
17. Define critical race.
18. What is flow table?
19. Draw the inverter circuit using n-channel MOS logic circuits.
20. What is PAL?

**PART C (5 x 14 = 70 Marks)**

21. (a) (i). Perform the subtraction  $3571 - 2101$  using (1) 10's complement (2) 9's complement  
 (ii). Express the Boolean function  $F = x + y'z$  in a sum of product (sum of minterms) form.  
 (OR)  
 (b) Simplify the Boolean function  $F = ABCD + AB'C'D' + AB'C + AB$  using four variable K-map.
22. (a) (i). Design a full adder using 8:1 multiplier  
 (ii). Simplify the half adder truth table using K-map and implement using X-OR gate.  
 (OR)  
 (b) Design a 4-bit binary to gray code converter and implement using X-OR gate.
23. (a) (i). A logic circuits having a single input labeled X, and two outputs Y1 and Y2 is shown below. Investigate the circuit and find out does this circuit represents a latch? If yes, then name the latch and draw the truth table for this circuit. **FIGURE 1**  
 (ii) Explain the construction of clocked SR flip-flop with truth table.  
 (OR)  
 (b) Construct Ring counter using JK flip-flops and explain its operation with relevant waveforms. Also explain any one of its application.
24. (a) Explain about fundamental mode circuit with latches and pulse mode operation of asynchronous sequential circuits.  
 (OR)  
 (b) Design an asynchronous sequential circuit that has the output Y which must remain 0 as long as one of its inputs  $X_1$  is 0. While  $X_1 = 1$ , the occurrence of first change in another input  $X_2$  should give  $Y = 1$  as long as  $X_1 = 1$  and becomes 0 where  $X_1$  returns to 0.

(a) (i). Implement the following function using 3-input, 3 product terms and 2 output PLA (7)

$$F_1 = AB' + AC = \Sigma(4, 5, 7)$$


$$F_2 = AC + BC = \Sigma(3, 5, 7)$$

(ii) Explain the working of a 3 input Totem pole NAND gate. (7)

(OR)

(b) Explain the architecture of FPGA with neat diagram and also give its applications.

**FIGURE 1**  
**Q. 23 (a) (i)**



\*\*\*\*\*