

Register Number: .....

**B.E DEGREE EXAMINATIONS: JUNE/JULY 2013**

Seventh Semester

**ELECTRONICS AND INSTRUMENTATION ENGINEERING**

EIE117: VLSI Design

**Time: Three Hours**

**Maximum Marks: 100**

**Answer all the Questions:-**

**PART A (10 x 1 = 10 Marks)**

1. In MOS Fabrication, Etching techniques is used to remove
  - a) Boron
  - b) Phosphorus
  - c) SiO<sub>2</sub>
  - d) Aluminium
2. Bi-CMOS technology is most widely used for implementing
  - a) Only logic circuits
  - b) Both I/O and driver circuits
  - c) Only high speed parts of the system
  - d) Only driver circuit
3. Increasing the width of the MOS transistor's to increase its transconductance will also increases
  - a) input capacitance and area occupied
  - b) Output capacitance
  - c) Area occupied alone
  - d) Input capacitance alone
4. In case of NMOS design, n-diffusion is represented in stick diagram in
  - a) Red colour
  - b) Blue colour
  - c) Black colour
  - d) Green colour
5. The actual logic function in Dynamic-CMOS logic is implemented by using
  - a) NMOS Logic
  - b) PMOS Logic
  - c) CMOS Logic
  - d) Bi-CMOS Logic
6. Multiplexers is also known as
  - a) Data transmitter
  - b) Data receiver
  - c) Data selector
  - d) channel
7. Once a PAL has been programmed
  - a) it cannot be reprogrammed
  - b) its outputs are only active HIGHs
  - c) its outputs are only active LOWs
  - d) Its logic capacity is lost
8. Type of memory used in FPGA is
  - a) Dynamic RAM
  - b) EE PROM
  - c) Static RAM
  - d) Flash memory
9. Which style of modelling has the lowest level of abstraction in VHDL
  - a) Behavioural
  - b) Data flow



- (ii) Draw the circuit diagram for three input NAND gate using Dynamic CMOS (7)  
logic and explain its working

**(OR)**

- b) Design 4x4 barrel shifter and explain its working

24. a) Discuss in detail about PLA and implement any Boolean function using PLA

**(OR)**

- b) With neat diagram, explain in detail the internal architecture of FPGA

25. a) (i) Write VHDL code for D-flip flop and also the test bench for the same (7)

- (ii) Write VHDL code for 3-bit up counter and also the test bench for the same (7)

**(OR)**

- b) Write the VHDL code for 4:1 Multiplexer and 1:4 de-multiplexer and also the test bench

\*\*\*\*\*