

B.E DEGREE EXAMINATIONS: APRIL/MAY 2014

(Regulation 2009)

Seventh Semester

ELECTRONICS AND INSTRUMENTATION ENGINEERING

EIE117: VLSI Design


Time: Three Hours

Maximum Marks: 100

Answer all the Questions:-

PART A (10 x 1 = 10 Marks)

- Which of the following is true for an NMOS transistor operating in its linear or triode mode? (V_{gs} = gate to source voltage, V_{ds} = drain to source voltage, V_t = threshold voltage)
 - $V_{ds} < (V_{gs} - V_t)$
 - $V_{ds} > (V_{gs} - V_t)$
 - $V_{gs} < V_t$
 - $V_{gs} = 0 V$
- Which of the following processing techniques would be used to create the source and drain regions of a transistor?
 - Oxidation
 - Ion implantation
 - Sputtering
 - Polysilicon deposition
- A pseudo NMOS inverter produces _____ output.
 - AC
 - DC
 - Pulse
 - Zero
- The given circuit diagram is a




- NMOS Inverter
 - CMOS Inverter
 - CMOS Gate
 - NMOS Gate
- A tally circuit's output depends on the _____
 - Number of high inputs
 - Number of low inputs
 - Number of undefined state inputs
 - All of the above
 - Clock tree doesn't contain following cell _____.
 - Clock buffer
 - AOI cell
 - Clock Inverter
 - None of the above
 - Once a PAL has been programmed:

- it cannot be reprogrammed.
 - its outputs are only active LOWs
 - its outputs are only active HIGHS
 - its logic capacity is lost
- What does a dot mean when placed on a PLD circuit diagram?
 - A point that is programmable
 - A point that cannot change
 - An intersection of logic blocks
 - An input or output point
 - Behavioural modelling is a..... style of modelling in VHDL.
 - Concurrent
 - Sequential
 - Default
 - Data Flow
 - NEXT statement is a/an statement.
 - conditional jump
 - unconditional jump
 - termination
 - no operation

PART B (10 x 2 = 20 Marks)

- Why is NAND gate preferred over NOR gate for fabrication?
- Why SOI process is preferred over other fabricating technologies?
- Give the expression for pull-up to pull-down ratio (Z_{pu}/Z_{pd}) for an NMOS inverter driven by another NMOS inverter.
- What is the basic difference between a NMOS superbuffer and CMOS superbuffer?
- Give the schematic of a XOR structure and brief on the same.
- Draw a layout diagram for 3*3 barrel shifter.
- What are Programmable Interconnects?
- What is a FSM?
- List all the operators available in VHDL programming.
- Write the entity section of a VHDL program to implement the following block:



The 'left', 'right', 'up' and 'down' signals contain single bit values, and the 'out_x' and 'out_y' signals each contain 3 bits.

PART C (5 x 14 = 70 Marks)

- What is body effect? Write the mathematical expression? (4)
 - Explain the different steps involved in n-well CMOS fabrication process with neat diagram. (10)

(OR)

- b) i) Plot the current-voltage characteristics of a NMOS transistor. (4)
ii) List and discuss the various secondary effects of a MOS transistor. (10)

22. a) i) Draw a CMOS Inverter. Explain its transfer characteristics (7)
ii) Draw a NOR-NOR implementation stick diagram for a 2-line to 4-line decoder. (7)

(OR)

- b) i) What are the different color codes used for single poly silicon NMOS technology? (4)
ii) Draw the CMOS diagram and stick diagram for a 2 input NAND and 2 input EX-OR gate (10)

23. a) List the steps for combinational circuit design. Design a combinational circuit for a 8:1 multiplexer using NOR-NOR logic.

(OR)

- b) With a neat sketch explain the operation of dynamic CMOS clocking circuit and list some of its applications?

24. a) i) Give the classification of PLDs. (4)
ii) Design a BCD to Excess-3 code converter and implement using a PLA (10)

(OR)

- b) i) With a neat diagram discuss the structure of a FPGA. (10)
ii) Implement the following two Boolean functions using a PROM. (4)
 $F1(A,B,C) = \sum(0,1,2,4)$; $F2(A,B,C) = \sum(0,5,6,7)$

25. a) i) What is the difference between function and procedure in VHDL? (4)
ii) Give the truth table and write a VHDL program for a JK flipflop using behavioral modeling. (10)

(OR)

- b) i) What is the difference between variable and signal? Also mention where each can be used appropriately. (4)
ii) Give the truth table and write a VHDL program for a 8:1 MUX using all 3 types of modeling. (10)
