

5. Assertion (A): **Clock is an important input signal.** [K4]
Reason (R): **Meta-stability occurs due to clock time violations.**
- a) Both A and R are individually true and R is not the correct explanation of A b) Both A and R are individually true and R is the correct explanation of A
c) A is true and R is false d) A is false and R is true
6. The power dissipation capability of ceramic package is [K1]
a) 10W b) 1W
c) 2W d) 0.5W
7. The type of connections boxes used in fast track in Altera FPGA are [K1]
a) A and B b) Row and Column boxes
c) PIP and PSM d) A, B and C
8. Altera FLEX devices have an row, column aspect ratio of [K1]
a) 1:1 b) 1:10
c) 1:2 d) 1:100
9. 'Sim' bits used for logic verifications are [K1]
a) '0', '1', and 'X' b) '0' and '1'
c) 'X' and 'z' d) 0', '1', 'X' and 'z'
10. Which of the following is true - [K2]
a) Event and transaction are unrelated b) An event may cause a transaction
c) An event always results in transaction. d) A transaction is necessary for an event

PART B (10 x 2 = 20 Marks)

11. What is data path? [K1]
12. Define cell importance. [K2]
13. Cite any two examples of PREP benchmark circuits [K1]
14. Compare SPARTAN and VIRTEX series FPGAs [K4]
15. Define noise margin. [K1]
16. Relate upset with respect to input. [K1]
17. Differentiate segmented and non-segmented routing. Give an example for each. [K2]
18. Correlate fast track lines in Altera with respect to interconnect. [K4]
19. Illustrate design verification methodology. [K3]
20. Evaluate the capabilities and limitations of logic simulation. [K4]

PART C (10 x 5 = 50 Marks)

21. Illustrate the architecture of gate array based ASIC devices [K₃]
22. Given Boolean equation $Z = (AB + CD + E)'$, interpret switch level structure. [K₂]
23. Demonstrate, using Shannon's expansion theorem, how the Boolean function given by $F = A.B + B'.C + D$ is implemented on ACT1 FPGA. [K₃]
24. Illustrate how logic expanders are used in Altera FPGAs. [K₃]
25. Analyze CMOS-CMOS logic compatibility. [K₄]
26. Describe the Xilinx XC4000 IOB architecture. [K₂]
27. Compare Altera MAX and Xilinx EPLD devices. [K₃]
28. Generalize the routing architecture used in Altera MAX devices. [K₃]
29. Compare different types of logic simulations. [K₃]
30. Categorize different delay models used for simulation. [K₄]

PART D (2 x 10 = 20 Marks)

31. Illustrate event driven simulation with neat schematics. Also, highlight the importance of delta delays. [K₃]
32. Analyze the design and synthesis of 3-bit comparator/Mux circuit. Demonstrate the design starting from basic 1-bit comparator. [K₄]
