



**B.E DEGREE EXAMINATIONS: NOV 2015**

(Regulation 2009)

Seventh Semester

**ELETRONICS AND INSTRUMENTATION ENGINEERING**

EIE117: VLSI Design

**Time: Three Hours**

**Maximum Marks: 100**

**Answer all the Questions:-**

**PART A (10 x 1 = 10 Marks)**

1. The ----- is the most popular standard logic family today
  - a) TTL
  - b) CMOS
  - c) ECL
  - d) LSI
2. MOS layers are -----
  - a) n- diffusion
  - b) p- diffusion
  - c) Polysilicon & Metal
  - d) All of the above
3. In CMOS inverter, Propagation delay of a gate can be minimized by
  - a) Increase load capacitance
  - b) Decrease supply voltage(V<sub>dd</sub>)
  - c) Increase W/L ratio of transistors
  - d) None of the above
4. As per Lamda design rule ,Contact Minimum Size in CMOS nwell is
  - a)  $1 \lambda$
  - b)  $2 \lambda$
  - c)  $3 \lambda$
  - d)  $4 \lambda$
5. Multiplexer has
  - a) Several data-input lines and one output
  - b) One date input and many data outputs
  - c) Many data-input lines and many output
  - d) One data input line and one output
6. Switch logic based on
  - a) Pass transistors only
  - b) Transmission gates only
  - c) Pass transistors or transmission gates
  - d) Barrel shifter
7. In PLA
  - a) AND array is fixed and OR array is Programmable
  - b) OR array is fixed and AND array is Programmable
  - c) Both AND and OR arrays are fixed
  - d) Both AND and OR arrays are Programmable



**(OR)**

- b) i) Implement a multiplexer using Transmission gate. (7)
- ii) Evaluate an array multiplier with an example. (7)

- 24. a) i) Infer the architecture of CPLD device with neat diagram. (7)
- ii) With a neat sketch explain the general architecture of PAL device. (7)

**(OR)**

- b) Infer the general architecture of FPGA and clearly bring out the different blocks used.

- 25. a) Write a behavioural and structural VHDL program for a J-K flip flop.

**(OR)**

- b) i) Illustrate the concurrent and sequential assignments in VHDL. (7)
- ii) Write the VHDL code to realize 4 bit synchronous counter. (7)

\*\*\*\*\*