



M.E DEGREE EXAMINATIONS: DEC 2015

(Regulation 2014)

Third Semester

APPLIED ELECTRONICS

P14AETE63: DSP Integrated Circuits

Time: Three Hours

Maximum Marks: 100

Answer all the Questions:-

PART A (10 x 1 = 10 Marks)

1. Booth's encoding is an example of CO1 [K₁]
 - a) Conventional number system
 - b) Residue number system
 - c) Redundant number system
 - d) Non-redundant number system
2. The equation $y = a.x + b$ corresponds to CO1 [K₂]
 - a) Shift accumulation
 - b) Convolution
 - c) Shift addition
 - d) Correlation
3. The complexity of N-point FFT is CO1 [K₂]
 - a) N^2
 - b) $N+2$
 - c) $N/2 (\log N)$
 - d) $N/2 (\log N/2)$
4. Matching type item with multiple choice code CO1 [K₂]

List I		List II	
A. Transfer function		i. Hardware architecture	
B. Block diagram		ii. Sampling	
C. Signal flow graph		iii. Stability	
D. Digital signal processing		iv. Data flow	

A B C D

- a) iii ii iv i
 - b) iii i iv ii
 - c) iii iv ii i
 - d) ii iii i iv
5. Assertion (A): Filter should be highly stable CO2 [K₂]
Reason (R): IIR filters are highly stable

- | | | |
|---|-----|-------------------|
| 18. Identify the important steps in design transformation. | CO1 | [K ₂] |
| 19. Explain the basic principle of self-times systems. | CO5 | [K ₂] |
| 20. State and explain memory-bandwidth bottleneck equation. | CO5 | [K ₂] |

PART C (10 x 5 = 50 Marks)

- | | | |
|---|-----|-------------------|
| 21. Explain and compare the working and operation of any two parallel adders. | CO1 | [K ₂] |
| 22. Outline the salient features of any two redundant number representations. | CO1 | [K ₂] |
| 23. Illustrate 4-point DIT-FFT with a signal flow graph. | CO1 | [K ₂] |
| 24. Outline how FIR filters are specified. Also, Compare FIR filters with IIR filters. | CO2 | [K ₂] |
| 25. Illustrate how computations are reduced in linear-phase FIR structure when compared to direct form structure. | CO2 | [K ₂] |
| 26. A 16-bit adder is to be designed. Identify hierarchical representation of the circuit. Justify your answer. | CO3 | [K ₂] |
| 27. Explain any one adaptive DSP algorithm used. | CO2 | [K ₂] |
| 28. Describe the resource-time trade-off with respect to DSP system design. | CO1 | [K ₂] |
| 29. Illustrate how a fast bit-serial memory could be constructed? | CO1 | [K ₂] |
| 30. Describes techniques used to reduce memory access time. | CO3 | [K ₂] |

PART D (2 x 10 = 20 Marks)

- | | | |
|---|-----|-------------------|
| 31. It is desired to combine telephonic speech and CD quality stereo audio into a single processing system. Suggest a suitable multi-rate, assuming standard data rates, system to combine and transmit the same. | CO3 | [K ₃] |
| 32. A DSP system uses 3 processing elements (PEs) with balanced architecture. It is required to build a large DSP system. Suggest cascade and parallel forms for the same. Explain the basic operation. | CO1 | [K ₃] |
