



M.E DEGREE EXAMINATIONS: DEC 2015

(Regulation 2014)

Third Semester

EMBEDDED SYSTEM TECHNOLOGIES

P14ESTE18: VLSI Design

Time: Three Hours

Maximum Marks: 100

Answer all the Questions:-

PART A (10 x 1 = 10 Marks)

1. The threshold voltage at non saturated region is CO1 [K₁]
 - a) $V_t = V_{ds}$
 - b) $V_t > V_{gs}$
 - c) $V_t < V_{gs}$
 - d) $V_t = V_{gs}$

2. The expansion of CMOS is CO1 [K₂]
 - a) Complementary metal of silicon
 - b) Complementary metal oxide silicon
 - c) Complementary metal oxide semiconductor
 - d) Common mode oxidation on silicon

3. A CMOS design having the following process 1) draw CMOS circuit diagram 2) obtain Boolean expression 3) fabrication 4) draw the layout design CO2 [K₁]
 - a) 1-2-3-4
 - b) 4-3-2-1
 - c) 4-3-1-2
 - d) 2-4-3-1

4. Which of the following statement correct? CO1 [K₂]
 - A. N-type switch is suitable for ON state.
 - B. Best suitable material for n-type is phosphorus
 - C. LOCAS is used for ion implantation.
 - D. Replacement of nMOS and pMOS is CMOS
 - a) A alone
 - b) B alone
 - c) A & B only
 - d) B & D only

5. A Layout design having the following process 1) interconnections 2) input and out leads 3) to draw V_{dd} & V_{ss} 4) formation of well CO2 [K₂]
 - a) 1-2-3-4
 - b) 4-3-2-1
 - c) 4-3-1-2
 - d) 3-4-1-2

6. Match the following CO2 [K₂]

	OPTIONS		Answers
--	---------	--	---------

- | | | |
|--|-----|-------------------|
| 15. What is pass transistor? | CO2 | [K ₂] |
| 16. What is two phase clocking? | CO2 | [K ₂] |
| 17. List the need for layout design rule. | CO3 | [K ₁] |
| 18. Differentiate between Latches and flip flop. | CO2 | [K ₂] |
| 19. List the need for testing. | CO3 | [K ₂] |
| 20. List the different types of testing. | CO3 | [K ₂] |

PART C (6 x 5 = 30 Marks)

- | | | |
|---|-----|-------------------|
| 21. What is bird's beak encroachment? Also explain how to eliminate the above problem | CO1 | [K ₂] |
| 22. Draw and explain the characteristics of depletion type MOS transistor | CO1 | [K ₂] |
| 23. Draw the 2 input CMOS layout. | CO2 | [K ₃] |
| 24. Design and draw CMOS 4x1MUX. | CO3 | [K ₂] |
| 25. Design CMOS circuit diagram for the given Boolean function.
a) $y = \overline{(A+B) (C+D)}$
b) $F = \overline{ABC}$ | CO3 | [K ₂] |
| 26. Explain the basic operation of boundary scan test | CO3 | [K ₃] |

PART D (4 x 10 = 40 Marks)

- | | | |
|---|-----|-------------------|
| 27. Explain the procedure for fabrication steps of CMOS transistor through Silicon On Insulator technique with neat sketches. | CO1 | [K ₂] |
| 28. Explain the second order effects of MOS transistor | CO2 | [K ₃] |
| 29. Explain the working principle of JK flip flop | CO2 | [K ₂] |

30. Explain the step by stem procedure for automatic test pattern generator with block diagrams.

CO3 [K₃]
