



GENERAL INSTRUCTIONS TO THE CANDIDATES

- Candidates are instructed to answer the questions as per Bloom's Taxonomy knowledge level (K_1 to K_6)
- Candidates are strictly instructed not to write anything in the question paper other than their roll number.
- Candidates should search their pockets, desks and benches and handover to the Hall Superintendent/ Invigilator if any paper, book or note which they may find therein as soon as they enter the examination hall.
- Candidates are not permitted to bring electronic watches with memory, laptop computers, personal systems, walkie-talkie sets, paging devices, mobile phones, cameras, recording systems or any other gadget / device /object that would be of unfair assistance to him / her.
- Corrective measures as per KCT examination policies will be imposed for malpractice in the hall like copying from any papers, books or notes and attempting to elicit the answer from neighbours.

B.TECH DEGREE EXAMINATIONS: DEC 2015

(Regulation 2014)

Third Semester

INFORMATION TECHNOLOGY

U14ITT304: Computer Architecture

Time: Three Hours

Maximum Marks: 100

Answer all the Questions:-

PART A (10 x 1 = 10 Marks)

1. Match the following:

CO3 [K₂]

List I		List II	
A. Hexa decimal		i. If the sign of A is 1, restore A	
B. Restoring division		ii. Carry generation and propagation	
C. Carry Save Addition		iii. Four bit representation	
D. Carry Look ahead adder		iv. Array multiplier	

A B C D

- a) iii i iv ii
 b) ii iii iv i
 c) iii ii i iv
 d) i iv iii ii

2. Match the following:

CO2 [K₂]

List I	List II
A. Memory mapped I/O	i. Repeated checking of status flag for I/O synchronization.

- | | | |
|---|-----|-------------------|
| 17. How does the processor recognize a device requesting an interrupt? | CO2 | [K ₂] |
| 18. Enumerate the different reasons why an I/O module is necessary between a device and a computer. | CO2 | [K ₂] |
| 19. How can we reduce the branch penalty? | CO4 | [K ₂] |
| 20. Write the microprogram sequence for a conditional branch instruction with the condition to check the zero flag. | CO4 | [K ₃] |

Answer any FIVE Questions:-
PART C (5 x 14 = 70 Marks)
(Answer not more than 300 words)

Q.No. 21 is Compulsory

- | | | | |
|--|------|-----|-------------------|
| 21. i) Draw the multiple bus architecture and explain control word generation for the instruction: Add the immediate number NUM to register R1. | (8) | CO4 | [K ₃] |
| ii) Ascertain whether the two instructions Mul R2, R3, R4 and Add R5, R4, R6 give rise to stalling when used with a 4 stage pipeline. | (6) | CO4 | [K ₃] |
| 22. With block diagrams explain how a 1024 bit memory can be organised as a 128 x 8 array and a 32 x 32 array. | | CO2 | [K ₂] |
| 23. (i) With block diagram, explain the connections between processor and memory. | (10) | CO1 | [K ₂] |
| (ii) Calculate the program execution time for executing a total of 200 machine language instructions in a program. Assume that on an average there are 6 basic steps needed to execute 1 machine instruction and each basic step is completed in 1 clock cycle. The clock rate is 600 cycles/second. | (4) | CO1 | [K ₂] |
| 24. Multiply 5 * -8 using Bit-pair recoding of multipliers. Explain how recoding is done and compare it with Booth's algorithm with the same example. | | CO3 | [K ₄] |
| 25. With suitable block diagrams, explain about the different types of bus arbitrations. | | CO2 | [K ₂] |
| 26. (i) With suitable diagrams relate how virtual memory address translation is achieved. | (8) | CO2 | [K ₂] |
| (ii) For a DRAM Cache with 8 cycle access time for the first word and 4 cycles for the subsequent words, analyse how memory interleaving with four and eight modules will improve the performance of the Cache. | (6) | CO2 | [K ₄] |
