

25. A combinational logic circuit is specified by the following expression: [K₃]
 $F = ((x_1x_2)' \cdot x_3)'$. Determine the function realized by the network for each of the following faults : (i) 1/0 (ii) 1/1 (iii) 3/0 (iv) 4/1

26. Using exclusive OR method, determine all the tests for the faults given in the above problem. [K₃]

PART D (4 x 10 = 40 Marks)

27. Obtain a minimal state table for a clocked synchronous sequential network [K₃]
having a single input line x to which binary inputs are applied and a single output line z . The network is to produce an output of 1 coincident with each input 1 that is immediately preceded by at least three 1's. At all other times the network is to produce an output of 0. An example of input / output sequence is :

$x = 01100111111000111101$
 $z = 00000000111000000100$

28. Obtain a primitive flow table and a minimal row flow table for a [K₃]
fundamental mode asynchronous sequential network meeting the following requirements :

- (i) There are two inputs x_1 and x_2 and a single output z .
- (ii) The inputs x_1 and x_2 never change simultaneously.
- (iii) The output is to be 1 every other time the input state is $x_1x_2 = 10$; otherwise the output is to be 0.

29. Use PROM to develop a binary to gray code converter. [K₃]

30. Develop VHDL code to implement a two stage shift register using [K₄]
D flipflops and write test bench for the same.
