



B.E DEGREE EXAMINATIONS : APRIL/ MAY 2016

(Regulation 2013)

Sixth Semester

ELECTRICAL AND ELECTRONICS ENGINEERING

U13EETE14: VLSI Design

Time: Three Hours

Maximum Marks: 100

Answer all the Questions:-

PART A (10 x 1 = 10 Marks)

1. Which of the following statements are true.
 1. MOSFET is a voltage controlled device.
 2. CMOS having high power dissipation.
 3. MOSFET has low input impedance.
 4. CMOS occupies less area in the integrated circuit.

a) 1,4	b) 2,3
c) 3,4	d) 1,2
2. _____ law describes the exponential growth in VLSI process.
3. The separation between two metal layers in the lambda based design rule must be _____.

a) 1λ	b) 3λ
c) 2λ	d) 4λ
4. The pull up to pull down ratio of pseudo NMOS logic is _____ .
5. In the clocked CMOS logic circuit the output logic is evaluated only during the _____ period of clock.

a) Positive	b) OFF
c) Negative	d) ON
6. Silicon dioxide layers on integrated circuits usually store charges in capacitors, including the gate to channel capacitance, such charge is called _____.
7. Clock rate of Xilinx XC4000 ranges between _____.

a) 80 MHz – 250 MHz	b) 80 MHz – 100 MHz
c) 80 MHz – 150 MHz	d) 80 MHz – 200 MHz
8. In _____ programmable logic device, only OR plane is programmable while AND plane is fixed.

- (b) (i) Draw the stick diagram and layout diagram of two input NMOS NAND gate. (7)
(ii) Determine the pullup to pulldown ratio of an NMOS inverter driven through another NMOS inverter. (7)
23. (a) (i) Explain the dynamic CMOS logic for a three input NAND gate. (7)
(ii) Design and implement 4:1 multiplexer using NMOS transistors and draw its stick diagram. (7)
- (OR)**
- (b) Design 4 bit dynamic shift register using CMOS dynamic register cell and draw the stick diagram of the same circuit.
24. (a) Discuss the configurable logic block used in Xilinx 4000 FPGA architecture.
- (OR)**
- (b) Explain the architectural features of Altera Cyclone III.
25. (a) (i) Illustrate the operators used in verilog HDL and give examples. (7)
(ii) Compose a verilog code for JK Flipflop. (7)
- (OR)**
- (b) (i) Compose a verilog Code for a 4 bit ripple counter. (7)
(ii) Discuss about the back end tools for designing VLSI circuits. (7)
