



3. Electronic equipment has to survive in a variety of environments. Match the CO<sub>2</sub> [K<sub>2</sub>]  
temperature ranges for different applications.

<b>List I</b>	<b>List II</b>
A. Commercial	i. -55 to +125°C
B. Industrial	ii. -45 to +85°C
C. Military	iii. 0 to 70°C

- a) (A) – (ii), (B) – (iii), (C) – (i)      b) (A) – (iii), (B) – (ii), (C) – (i)  
c) (A) – (i), (B) – (iii), (C) – (ii)      d) (A) – (i), (B) – (ii), (C) – (iii)
4. To convert the wired-logic array into a programmable-AND array, we need to CO<sub>2</sub> [K<sub>2</sub>]  
a) convert the sense of the inputs      b) apply logic 1 at input  
c) invert the sense of the inputs      d) apply logic 0 at input

5. Match the Interconnect inside the logic cells: CO<sub>3</sub> [K<sub>2</sub>]

<b>List I</b>	<b>List II</b>
A. Actel ACT1	i. EEPROM
B. Xilinx XC 3000	ii. Poly-diffusion Antifuse
C. Altera MAX 7000	iii. 32-bit SRAM
D. Altera MAX 5000	iv. EPROM

- a) (A) – (ii), (B) – (iii), (C) – (i), (D) – (iv)      b) (A) – (ii), (B) – (iii), (C) – (iv), (D) – (i)  
c) (A) – (i), (B) – (ii), (C) – (iii), (D) – (iv)      d) (A) – (iv), (B) – (ii), (C) – (i), (D) – (iii)
6. A totem-pole output buffer has CO<sub>3</sub> [K<sub>2</sub>]  
a) Four transistors of same type      b) Four transistors of complementary type  
c) Two transistors of same type      d) Two transistors of complementary type

7. Assertion (A): Actel divides the fixed interconnect wires within each channel into CO<sub>4</sub> [K<sub>2</sub>]  
various lengths or wire segments.

Reason (R): Actel allows programming of interconnect.

- a) both A and R are individually true and R is the correct explanation of A      b) both A and R are individually true but R is not the correct explanation of A  
c) A is true but R is false      d) A is false but R is true

8. Which of the following statements are correct? CO4 [K<sub>2</sub>]
1. The ACT 1 architecture uses two antifuses for routing nearby modules
  2. The ACT 1 architecture uses three antifuses to join horizontal segments
  3. The ACT 1 architecture uses four antifuses to use a horizontal
  4. The ACT 1 architecture uses five antifuses to use vertical long track.
- a) 1,2,4 b) 2,3,4  
c) 1,2,3 d) 1,3,4
9. Sequence the following: CO5 [K<sub>2</sub>]  
In Xilinx design system,
1. Translate to Xilinx format
  2. Create netlist
  3. Map to Xilinx logic cell
- a) 1-2-3 b) 2-3-1  
c) 1-3-2 d) 2-1-3
10. Assertion (A): Xilinx provides a software program (Xilinx design editor, XDE) that CO5 [K<sub>2</sub>]  
permits manual control over the placement and routing of a Xilinx FPGA.  
Reason (R): The Program is useful to check an automatically generated layout, or to  
explore critical routing paths.
- a) both A and R are individually true and b) both A and R are individually true but R  
R is the correct explanation of A is not the correct explanation of A  
c) A is true but R is false d) A is false but R is true

### PART B (10 x 2 = 20 Marks)

11. Define effort delay. CO1 [K<sub>2</sub>]
12. How to develop symbolic layout in library-cell design? CO1 [K<sub>3</sub>]
13. Mention the advantage of metal antifuse. CO2 [K<sub>2</sub>]
14. Compare Xilinx LCA with Actel architecture. CO2 [K<sub>3</sub>]
15. What are noise margin conditions for two logic systems to be compatible? CO3 [K<sub>2</sub>]
16. How to debounce the bouncing of the pulses of a switch? CO3 [K<sub>3</sub>]
17. What is the function of PIP in the interconnect architecture of Xilinx? CO4 [K<sub>2</sub>]
18. What is the greatest challenge faced by Actel FPGA architects? CO4 [K<sub>2</sub>]
19. What is the standard format for interchanging information between different EDA CO5 [K<sub>2</sub>]  
tools?
20. What are the different types of simulation? CO5 [K<sub>2</sub>]

**PART C (6 x 5 = 30 Marks)**

- |   |     |                   |
|---|-----|-------------------|
| 21. Compare semi-custom and full custom ICs.                              | CO1 | [K <sub>3</sub> ] |
| 22. Analyze the SRAM, EPROM and EEPROM programming technologies.          | CO2 | [K <sub>3</sub> ] |
| 23. Draw and explain the Xilinx XC3000 configurable logic block.          | CO2 | [K <sub>2</sub> ] |
| 24. Explain the different ways to terminate a transmission line.          | CO3 | [K <sub>2</sub> ] |
| 25. Explain the Altera FLEX interconnect scheme with appropriate diagram. | CO4 | [K <sub>2</sub> ] |
| 26. Discuss about the hierarchical design with a schematic example.       | CO5 | [K <sub>2</sub> ] |

**Answer any FOUR Questions**  
**PART D (4 x 10 = 40 Marks)**

- |  |     |                   |
|--|-----|-------------------|
| 27. Elaborate on the steps involved in VLSI Design flow.             | CO1 | [K <sub>2</sub> ] |
| 28. Analyze the Actel ACT1, 2, 3 logic modules and the timing model. | CO2 | [K <sub>3</sub> ] |
| 29. How does the supply bounce impacts on AC output?                 | CO3 | [K <sub>3</sub> ] |
| 30. Describe the Xilinx EPLD architectures with diagrams.            | CO4 | [K <sub>2</sub> ] |
| 31. Discuss about the Electronic design interchange format.          | CO5 | [K <sub>2</sub> ] |

\*\*\*\*\*