



B.TECH DEGREE EXAMINATIONS: MAY 2018

(Regulation 2015)

Fourth Semester

INFORMATION TECHNOLOGY

U15ITT403 : Computer Architecture

COURSE OUTCOMES

- CO1:** Understand micro level operations of computer using the concepts of hardware and software coordination
- CO2:** Compare different types of memories and their performances.
- CO3:** Apply the knowledge of binary arithmetic operations to understand the design of hardware components
- CO4:** Enumerate various control methodologies using programming and their effect on the hardware components
- CO5:** Understand the performance enhancement techniques for data handling and I/O handling

Time: Three Hours

Maximum Marks: 100

**Answer all the Questions:-
PART A (10 x 1 = 10 Marks)**

1. Match the items in List I with that of items in List II

CO3 [K₂]

List I	List II
A. Guard bits	i. remove all the extra bits
B. Chopping	ii. A 1 is added to the LSB position of the bits to be retained if there is a 1 in the MSB position of the bits being removed
C. Von Neumann rounding	iii. Extra bits
D. Rounding	iv. If any of the bits to be removed are 1, the LSB of the retained bit is set to 1

- | | A | B | C | D |
|----|-----|----|-----|----|
| a) | ii | i | iii | iv |
| b) | iii | iv | ii | i |
| c) | ii | iv | iii | i |
| d) | iii | i | iv | ii |

22. (i) Write the control sequence for fetching and executing the instruction Add R1,R2 (4) CO4 [K₃]
(ii) Explain about the hardwired control method of generating control signals. (10) CO4 [K₂]
23. Explain about Data hazard in detail. CO5 [K₂]
24. (i) Multiply $-9 * 4$ using Bit-pair recoding method. (7) CO3 [K₃]
(ii) Describe about DMA. (7) CO5 [K₂]
25. (i) Consider a cache with 10-word blocks. On a read miss, the block that contains the desired word must be copied from the memory into the cache. Assume that the hardware has the following properties. It takes one clock cycle to send an address to the main memory. The first word is accessed in 8 cycles and the subsequent words of the block are accessed in 5 clock cycles per word. One clock cycle is needed to send one word to the cache. Calculate the total time needed to load the desired block into the cache if
(a) A single memory module is used. (b) Memory is constructed as five interleaved modules CO2 [K₂]
(ii) Describe any two mapping techniques used for mapping memory blocks with cache blocks (7)
26. What is the need for addressing modes? Explain the different types of addressing modes with example for each type. CO1 [K₂]
27. (i) Describe about three bus organization of the data path with an example instruction. (7) CO4 [K₂]
(ii) Draw a ROM cell and describe about the types of ROM. (7) CO2 [K₂]
