

8-1251

1. Over Head Cleaner Controller 2. Telemetry - Wireless Channel For Instrumentation

PROJECT REPORT

Submitted by

**S. K. Santha Lakshmi
R. Kavitha Rani
U. Sudha Rani
S. Subha Lakshmi**

Guided by

Ms. Latha B.E.
Lecturer in ECE

Sponsored by

Mr. Aravind Venkatachalam M.D.
Freeway Electronics Pvt LTD.



IN PARTIAL FULFILMENT OF THE REQUIREMENTS
FOR THE AWARD OF THE DEGREE OF
BACHELOR OF ENGINEERING
IN ELECTRONICS AND COMMUNICATION ENGINEERING
OF THE BHARATHIAR UNIVERSITY

1998 - 1999

Department of Electronics and Communication Engineering

Kumaraguru College of Technology

Coimbatore-641 006



Department of Electronics and Communication Engineering

Kumaraguru College of Technology

Coimbalore 641 006

Certificate

This is to certify that the Report entitled

1. Over Head Cleaner Controller
2. Telemetry-Wireless Channel for Instrumentation

has been submitted by

R. KAVITHA RANI

S. S. BHALLA ASHW.

Mr. / Ms. S. S. SANTHA LAKSHMI..... / S. S. BHALLA ASHW.....

In partial fulfillment for the award of Bachelor of Engineering
in Electronics and Communication Branch
of Bharathiar University, Coimbalore-641 006
During the academic year 1998-1999

R. Lal
16/3/99

Guide

[Signature]
Head of the Department


le: 16.3.99

certified that the candidate with University Registration No. _____


the project work viva-voce Examination held on _____

[Signature]
Internal Examiner 16/3

[Signature]
External Examiner



Certificate



Freeway Electronics Private Limited

Regd. Office: P. B. 1126, 507, D. B. Road, R. S. Puram, Coimbatore-641 002. INDIA.

Phone: 0422-453109, 439726 Fax: 0422-450072 Grams: FREEWAY

Certificate

This is to certify that


V. Sudha Rani
S. Subhalakshmi
S.K. Santhalakshmi
R. Kavitha Rani

the students of **Kumaraguru College of Engineering, E.C.E Branch** have
Completed their project works.


Telemetry - Wireless Channel for Instrumentation.
Overhead Cleaner Controller

in our organisation on 08.03.99


We wish them all the best.



S. VENKATACHALAM
Director.



***Dedicated to our
Beloved parents***



ACKNOWLEDGEMENT


We thank our **Principal Dr. K.K. Padmanabhan B.sc. (Engg). , M.Tech. , Ph. D.** for his kind patronage and encouragement .

Our thanks to the **Head of the Department , Prof. M . Ramasamy M.E. , MEEE (USA) , M.I.E. , M.I.S.T.E. ,** for his support through out this project .


We express our sincere thanks to our beloved guide **Ms. R. Latha B.E. Lecturer , Department of Electronics and Communication Engineering** for her guidance and encouragement . We are very grateful to her for her technical ideas which made this project a success .

We extend our thanks to **Mr. Arvind Venkatachalam M.D. Freeway Electronics Pvt. Ltd., Coimbatore** for his valuable guidance during the course of our project .

This project was carried out under the overall guidance of **Mr. Balachandar , Freeway Electronics Pvt. Ltd.** we also acknowledge his help in the preparation of this project .



Synopsis



SYNOPSIS

In Textile industry , micro – controller based device used to suck the unwanted dust from the machine by blowing air . This improves the productivity and saves time .

The Over Head Cleaner is one such device designed around the versatile PIC16C54 micro – controller .

In Over Head Cleaner three relays are used , one for motor , one for blower and one for Forward / Reverse path .

The blower consists of a fan motor which blows the air and suck the unwanted cotton and dust . The motor starts travelling as soon as the unit is energized by three phase supply . The motor moves in the forward and reverse direction and this is sensed by proximity sensors . There are two proximity sensors and they are Discharge sensors & Reverse sensors .


Discharge sensors is used to remove all the dust and unwanted cotton form the collection center .

Reverse sensor is used to sense when the motor wants to travel in the reverse direction .


The microcontroller program written , automatically checks the sensor and work accordingly .

The motors , blower and forward / reverse path relay are controlled through contactors .

This Over Head Cleaner (OHC) improves the efficiency of mill due to its automatic working style .



Contents



CONTENTS

Certificate

Acknowledgement

Synopsis

Contents

Chapter – 1

1

Introduction

Chapter – 2

3

Block diagram

2.1 Description of Block diagram

2.2 Operation of Circuit Diagram

Chapter – 3

8

Micro controller (PIC 16C54)

3.1 Description

3.2 Features

3.3 Pin description

3.4 Architecture

Chapter – 4

23

Auxiliary device

Chapter – 5

27

Software


5.1 Algorithm

5.2 program


Conclusion 42

Bibliography 44

Appendix



Introduction



CHAPTER – 1

INTRODUCTION

Cotton , the raw material used by the textile industry is most variable in nature influenced by soil & climatic condition .


The development of series of instruments to specific properties of the same has been made long back & is being preferred by integrating latest innovations in electronics & measurements technologies today .

One of the problem faced by the spinning industry is the removal of cotton dusts produced after spinning .


The whole idea of developing a cleaning instrument & testing the same will help the textile industries , a lot .

Over head cleaner , as the name indicates is used for cleaning the cotton dusts by sucking it & also discharges the absorbed dust particles .

The micro controller , 16C54 is used for controlling the instrument .



Block diagram



CHAPTER - 2

BLOCK DIAGRAM OF OHC

2.1 DESCRIPTION OF BLOCK DIAGRAM

The important blocks are relays , contacts , controller box and switches .

MICROCONTROLLER (PIC16C54)

This is a low cost , high performance , 8 – bit , fully static CMOS microcontroller , PIC16C54 receives seven inputs which are

1. Start push button .
2. Stop push button .
3. Reverse push button .
4. Reverse delay .

5. Discharge delay .
6. Reverse sense .
7. Discharge sense .

Port B is input port and port A is output port . The output of the microcontroller drives three relays .

RELAYS

By installing relays at the operating points to do the heavy duty switching , the remote controls can be comparatively small and inexpensive since they handle light current for relay coils .

Three relays are installed here

1. For blower .
2. Travel ON or OFF .
3. Travel forward or reverse .

The relays drive a set of contacts which in turn control the motor operation .

DELAY FUNCTIONS

Reverse function has four delays

1. No delay .
2. 10 seconds .
3. 20 seconds .
4. 30 seconds .

The DCG function has four delays

1. 5 seconds .
2. 15 seconds .
3. 30 seconds .
4. 51 seconds .

2.2 OPERATION OF CIRCUIT DIAGRAM

The 440 volts AC supply is given to the primary of the transformer , this is step down to 12 volts by using a 12 volt step down transformer . This is given to a bridge rectifier to convert the AC to equivalent DC voltage . The output of the rectifier is fed to the

regulator IC7805 which provides a stable DC voltage for powering the microcontroller .

The output pins of the microcontroller 1, 18 and 17 are given to the driver IC ULN2003 which drives three relays one for Blower and the other two for Travel (one forward and the other reverse). The relays in turn operate a setup contacts .

Two switches are provided in the controller box .

1. Reverse operation .
2. Discharge operation .

These switches have four positions each one of which corresponds to a particular delay .

The connections are made such that the following logic is obtained (refer fig. c) .

Logic		Reverse	Discharge
B ₂	B ₁		
0	0	No Delay	5 sec.
0	1	10 sec.	15 sec.
1	0	20 sec.	30 sec.
1	1	30 sec.	51 sec.

BLOCK DIAGRAM







FIG :- (a)



1, CB2 AND CB3 ARE CIRCUIT BREAKERS


FIG. 1.1




- D - DCG SENSE
- E - REV SENSE
- F - REV DELAY (a)
- G - REV DELAY (b)
- H - DISCHARGE DELAY (a)

- A - START PB
- B - STOP PB
- C - REV PB

R0 - R8 - 470Ω / 0.25W



Micro controller



CHAPTER – 3

MICROCONTROLLER

3.1 DESCRIPTION OF MICROCONTROLLER (PIC16C54)

The enhanced PIC16C54 from a microchip technology is a family of low - cost , high performance , 8 – bit , fully static , EPROM / ROM based CMOS microcontrollers . This PIC16C54 is pin and software compatible with the family of devices in a new enhanced process technology . It employs a RISC architecture with only 33 single word / single cycle instructions . All the instructions are single cycle (200 ns) except for program branches which takes two cycles .

The PIC16C54 fits perfectly in application ranging from high speed automotive and appliance motor control to

lower power remote transmitters / receivers , pointing devices and telecom processors .

3.2 FEATURES

1. Pin compatible .
2. Only 33 single word instructions to learn .
3. All instructions are single cycle (200 ns) except for program branches which are two cycles .
4. Operating speed DC - 20 MHZ clock input
DC - 200 ns instruction cycle .
5. 12 – bit wide instructions .
6. 8 – bit wide data path .
7. Seven (or) Eight special function hardware .
8. Addresses 512 x 12 program memory register .
9. Two level deep hardware stack .
10. Direct , indirect and relative addressing modes for data and instructions .
11. 12 I/O pins .
12. Low power consumption
-< 2 mA typical @ 5 V , 4 MHZ .

13. Wide operating voltage range
 - ROM - 2.5 V to 6.25 V .
14. Maximum frequency of 20 MHz .
15. Fully static design .
16. High speed CMOS EPROM / ROM technology .
Peripheral features includes .
17. 8 – bit real time clock / counter with 8 – bit programmable prescaler .
18. Power – on – reset (POR) .
19. Device reset timer (DRT) .
20. Programmable watch dog timer (WDT) .
21. Programmable code - protection .
22. Power saving SLEEP MODE .

3.3 PIN DESCRIPTION

PIC16C54A used in this system is a 18 – pin DIP package with $V_{DD} = +5V$. There are three I/O ports and they


are

PORT A : pins 1, 2, 17, & 18 .

PORT B : pins 6 to 13 .

PORT C : General Purpose Register

pin diagram of PIC16C54A is shown in fig .



PIN OUT DESCRIPTIONS

PORT PINS	NAMES	DESCRIPTION
17	RA0	Bi – directional I/O port .
18	RA1	
1	RA2	
2	RA3	
6	RB0	Bi – directional I/O port .
7	RB1	
8	RB2	
9	RB3	
10	RB4	
11	RB5	
12	RB6	

13	RB7	
3	TOCK1	Clock input to Timer 0, tied to V_{SS} or V_{DD} (or) used to reduce current consumption .
4	MCLR / V_{PP}	Master clear (reset) input / programming voltage input .
16	OSC1 / CLKIN	Oscillator crystal input / external clock source input .
15	OSC2 / CLKOUT	Oscillator crystal output / clock output .
14	V_{DD}	Positive supply for logic & I/O pins .
5	V_{SS}	Ground reference for logic & I/O pins .

3.4 ARCHITECTURE OF PIC16C54A

(Fig d).

ARITHMETIC AND LOGIC UNIT (ALU)

1. 8 – bit wide .
2. Capable of addition , subtraction , shift and logical operations .
3. Depending on the instructions executed , the ALU may effect the values of the carry (C) , Digit carry (DC) , and zero (Z) bits in the STATUS register .

WORKING REGISTER

1. 8 – bit working register used for ALU operations .
2. Not an addressable register .

GENERAL PURPOSE REGISTER

1. 25 general purpose register .
2. They are used for data and control information under command of the instructions .
3. Register file is accessed either directly or indirectly through file select register .

SPECIAL FUNCTION REGISTER

1. Seven special function register .
2. They include TMRO register , program counter (PC) , status register , I/O register and file select register .
3. Used to control the operations of the devices, used by CPU and peripheral functions .

STATUS REGISTER

1. This register contains the arithmetic status of the ALU and the RESET status and the page preselect bits

for program memories larger than 512 words .

OPTION REGISTER

1. It is a 6 – bit wide , write only register which contains various control bits to configure the Timer 0 / WDT prescaler .

PROGRAM COUNTER (PC)

1. It contains the address of the next program instructions to be executed .
2. 9 – bit register .

STACK

This device have a 9 – bit , 10 – bit or 11 – bit wide , two level hardware push / pop stack .

I/O PORTS

I/O register can be written and read under program control .

1. Port A

- i. 4 – bit I/O register .
- ii. RA3 – RA0 pins .
- iii. File address 05H

2. Port B

- i. 8 – bit I/O register .
- ii. RB0 – RB7 pins .
- iii. File address 06H .

3. Port C

- i. General purpose register .
- ii. File address 07H .

4. TRIS Register

TRIS register are “ write - only “ and are set upon RESET .

MEMORY ORGANISATION

1. PIC16C54A memory is organized into program memory and data memory .
2. Program memory accessed using one or two STATUS register bits .
3. Data memory banks are accessed using FSR .

PROGRAM MEMORY ORGANISATION

PIC16C54A have a 9 – bit PC capable of addressing a 512 x 12 program memory space . The reset vector for this micro controller is at 1FFH .

DATA MEMORY ORGANISATION

Data memory is composed of registers are bytes of RAM . Therefore , data memory for a device is specified by its register file . The register file is divided into two functional groups .

1. Special function register .
2. General purpose register .

INDIRECT DATA ADDRESSING (INDF) & FSR REGISTER

1. INDF register is not a physical register .
2. Actually addresses the register whose address is contained in the FSR register .

TIMER0 MODULE AND TMR0 REGISTER

1. 8 – bit timer / counter register , TMR0 .
 - Readable and Writable .
2. 8 – bit software programmable scalar .
3. Internal or external clock select .
 - Edge select for external clock .

RESET

PIC16C54A may be reset in one of the following ways .

1. Power – ON – RESET (POR).
2. $\overline{\text{MCLR}}$ reset (normal operation).
3. $\overline{\text{MCLR}}$ wake-up reset (from SLEEP).
4. WDT reset (normal operation).
5. WDT wake-up reset (from SLEEP).

POWER – ON – RESET

This provides an internal chip reset for most power – up situations . When the device starts normal operation , device operating parameters (voltage , frequency , temperature , etc.) must be met to ensure operation . If the condition are not met , the device must be held in reset until the operating conditions are met .

DEVICE RESET TIMER (DRT)

This provides a fixed 18 ms nominal time out on reset . The DRT operates on an internal RC oscillator .

WATCH DOG TIMER

It is a free running on – chip RC oscillator which does not require any external components . During normal operation or SLEEP , a WDT reset or wake-up reset generates a device RESET .

POWER – DOWN MODE (SLEEP)

A device may be powered down (SLEEP) and later powered up (wake-up from SLEEP) .

SLEEP

If enabled , the WDT will be cleared but keeps running , the $\overline{T_0}$ bit is set , $\overline{T_D}$ bit is cleared and oscillator a driver is turned off .

WAKE – UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events .

1. An external reset input on $\overline{\text{MCLR}}$ / V_{PP} .
2. WDT time out reset .

The WDT is cleared when the device wakes from sleep , regardless of the wake-up source .


PIC16C5X COMPATIBILITY


To convert code written for PIC16CXX to PIC16C54A , the user should take the following steps .

1. Check any CALL , GO TO instructions that modify the PC to determine if any program memory page select operations need to be made .
2. Revisit any computer jump operation to make sure page bits are set properly under the new scheme .
3. Eliminate any special function register page switching .
Redefine data variables to reallocate them .
4. Verify all write to STATUS , OPTION and FSR segments


since these have changed .

5. Change reset vectors to proper for processor used .
6. Remove any use of ADDLW and SUBLW instructions .
7. Rewrite any code segment that use interrupts .





Auxillary device



CHAPTER – 4

AUXILLARY DEVICES

4.1 RELAYS

A relay is a switch used to turn other circuits on or off . It is a transducer which changes an electrical signal to movement and then back to an electrical signal . It is useful if we want

1. a small current in one circuit to control another circuit containing a device such as a lamp or electric motor which needs a large current .
2. Several different switch contacts to be operated simultaneously .

The structure of a relay is shown in (fig e) with its symbol , the contacts may be normally open , normally closed or change over . When the controlling current flows through the coil , the soft iron core is temporarily magnetized and attracts the iron armature . This rocks on

its pivot and operates the contacts in the circuit being controlled .
When the coil current stops , the armature is no longer attracted and
the contacts return to their normal positions .

The current needed to operate a relay is called the pull –
in – current , & the drop out current is the smaller current in the coil
when the relay just stops working .

4.2 BRIDGE RECTIFIER

In a center tap full wave rectifier , only half of the
secondary winding is used at any time and the transformer has to
produce twice the voltage required . The problem does not arise if
four diodes are arranged in a bridge network as in (fig f).

If A is positive with respect to B during the first half cycle .
 D_2 & D_4 conduct and current takes the path $AD_2 R D_4B$. On the next
half cycle when B is positive , D_1 & D_3 are forward biased and current
follows the path BD_3RD_1A . Once again the current through R is
unidirectional during both half cycles of input and varying d.c output is
obtained . This is a popular circuit because diodes are cheap .

All four diodes are available in one package , with two a.c input connections and two output connections .

4.3 VOLTAGE REGULATOR

The function of a voltage regulator is to provide a stable DC voltage for powering other electronic circuits . A voltage regulator is capable of providing substantial current . 7805 used here is a series regulator . Series regulators use a power transistor connected in series between the unregulated DC input and the load . The output voltage is controlled by the continuous voltage drop taking place across the series pass transistor . Since the transistor conducts in the active or linear region , these regulators are also called linear regulators . Linear regulators may have fixed or variable output voltage and could be positive or negative .

7805 is a three terminal , positive fixed voltage regulator . The last two numbers indicates the output voltage .

(Fig g) shows the standard representation of monolithic voltage regulator . A capacitor C_i ($1 \mu\text{F}$) is usually connected

between input terminal and ground to cancel the inductive effect due to long distribution leads . The output capacitor C_o (1 μ F) improves the transient response .

BRIDGE RECTIFIER







FIG:- (f)

RELAYS





FREEWAY ELECTRONICS (P) LTD.,

TITLE: OVER HEAD CLEANER		REMARKS	
NO:	SCALE: 1 : 1		
DATE	:		
SIGN.	:		
		Floppy & File Name:	

SCHEMATIC OF A '3' TERMINAL POSITIVE REGULATOR






FIG:- (9)



Soft ware



CHAPTER – 5

SOFTWARE

5.1 ALGORITHM

1. Start by checking the start push button .
2. If the button is ON , the blower is started and the cleaner travels forward .
3. If it is not switched ON , then the control goes to the ~~START~~ push button .
4. check the stop push button .
5. The reverse push button is checked for
If it is ON stop travel and call a delay .
6. Else go for the reverse sensor .
If the reverse sensor is sensed stop travel , give a delay and then start the travel in the opposite direction .

7. If the reverse sensor is not sensed go for discharge sensor .
8. In the case of sensing it stop the travel , give the desired delay and then discharge .
9. Else go to the start .

5.2 PROGRAM

Hardware – OHC – 1 Board . PIC16C54 AT 4 MHz – RC OSC 10K / 22 PF

Switch Inputs : 6 – RB0 START PB

 7 – RB1 STOP PB

 8 – RB2 REV PB

Sensor Inputs : 9 – RB3 REV SENS

 10 – RB4 DCG SENS TRIS 6 – PORT B

Revtime sw 1aB2 : 11 – RB5 RDLY 1a “ 1111 1111 “ = FFH

 1bB2 12 – RB6 RDLY 1b

Distime sw 2aB2 : 13 – RB7 DCGDLY 2a

Output 17 –RA0 BLO

 18 – RA1 TRA TRIS 5 – PORT A

 1 – RA2 REV “ 0000 1000 “ = 08H

Input

Distime sw 2bB1 : 2 – RA3 DCGDLY 2b

LIST P = 16C54

CBLOCK 0 x 10

 DLY1

 DLY2

 DLY3

 FRFLG

ENDC

PORT A EQU 5 ; DEFINE EQUATES

PORT B EQU 6

ORG 00

MOVLW 08 ; INIT PORTS

TRIS PORT A

MOVLW 0XFF

TRIS PORT B

CLRF PORT A ; PORTS CLEAR

CLRF PORT B

CLRF FRFLG

MAIN GOTO START

MS200 MOV LW 0XFF ; DELAY OF 200 MS

 MOV WF DLY2

LP2

 MOV LW 0XFF

 MOV WF DLY1

LP1

 DECFSZ DLY1,1 GO TO LP2

 GO TO LP1 RETLW 0

 DECFSZ DLY2,1

DEBOUNCE

; DEBOUNCE DELAY

MOVLW 0XFF

MOVWF DLY1

LPDB

DECFSZ DLY1,1

GOTO LPDB

RETLW 0

START

SENSTR

BTFSS PORT B , 0 ; SENSE START PB

GOTO SENSTR ; LOOP IF 0

CALL DEBOUNCE ; DEBOUNCE

BTFSS PORT B , 0 ; SENSE START PB

GOTO SENSTR ; LOOP IF 0

BSF PORT A , 0 ; BLOWER ON

BSF PORT A , 1 ; TRAVEL ON

MAINSCAN

STPPB

```
BTFSS    PORT B , 1          ; SENSE STOP PB
GOTO     REVPB              ; GOTO NEXTIF OFF

CALL     DEBOUNCE          ; DEBOUNCE
BTFSS    PORT B , 1          ; SENSE STOP PB
GOTO     REVPB              ; GOTO NEXT IF OFF

BCF      PORT A , 1         ; TRAVEL OFF
```

KEYOF

```
BTFSC    PORT B , 1          ; SENSE KEY OFF
GOTO     KEYOF
GOTO     SENSTRT            ; SENSE START KEY
```

REVPB

```
BTFSS    PORT B , 2          ; SENSE REVPB
GOTO     REVSSENS           ; GOTO NEXT IF OFF
```

```

CALL    DEBOUNCE
BTFSS   PORT B , 2           ; SENSE REVPB
GOTO    REVSENS             ; GOTO NEXT IF OFF

BCF     PORT A , 1         ; TRAVEL OFF
CALL    MS200
BTFSC   FRFLG , 0         ; CHECK REV STATUS
GOTO    REVOFF             ; IF ON SWITCH OFF
BSF     PORT A , 2         ; ELSE SWITCH OFF
MOVLW   0XFF 0, FF
MOVWF   FRFLG             ; SET FLAG ON
GOTO    TRVON              ; AND TRAVEL ON

```

REVOFF

```

BCF     PORT A , 2         ; SET REV IF OFF
CLRF    FRFLG             ; CLEAR FLAG

```

TRVON

```

CALL    MS200             ; CALL DELAY FOR
                                TURN
BSF     PORT A , 1         ; TRAVEL ON

```

KEYREL

BTFSC PORT B , 2

GOTO KEYREL

REVSENS

BTFSS PORT B , 3 ; SENSE REVSENS

GOTO DCGSENS

CALL DEBOUNCE

BTFSS PORT B , 3 ; SENSE REVSENS

GOTO DCGSENS

BCF PORT A , 1 ; TRAVEL OFF

CALL MS200

BTFSC FRFLG , 0 ; CHECK REV STATUS

GOTO REVOFF1 ; IF ON SWITCH OFF

BSF PORT A , 2 ; ELSE SWITCH ON

MOVLW 0XFF

MOVWF FRFLG ; SET FLAG ON

GOTO TRVON1 ; AND TRAVEL ON

REVOFF1

BCF PORT A , 2 ; SET REV IF OFF

CLRF FRFLG ; CLEAR FLAG

TRVON1

CALL MS200 ; CALL DELAY FOR
TURN

BSF PORT A , 1 ; TRAVEL ON

MOVLW 0X14 ; CALL 4 SEC DELAY
D.20

MOWF DLY3

LP3 CALL MS200 ; 200 MILLISECONDS

DECFSZ DLY3, 1

GOTO LP3

BCF PORT A , 1 ; TRAVEL OFF

DELAY FOR REVERSING

```

    BTFSS    PORT B , 5          ; TEST B2
    GOTO     REVS1B              ; B2 = 0

    BTFSS    PORT B , 6          ; B2 = 1
                                   ; TEST B1
    GOTO     B10                 ; B2 = 1  B1 = 0

    MOVLW    96H                 ; B2 = 1  B1 = 1
    MOVWF    DLY3
LP30  CALL    MS200              ; DELAY FOR 30 SEC.
    DECFSZ   DLY3 , 1
    GOTO     LP30
    GOTO     TRON

    B10                                     ; B2 = 1  B1 = 0

    MOVLW    64H
    MOVWF    DLY3
LP20  CALL    MS200              ; DELAY FOR 20 SEC.
    DECFSZ   DLY3 , 1
```

GOTO LP20
GOTO TRON

REVSW1B

BTFSS PORT B , 6 ; CHECK SW1
GOTO TRON ; B2 = 0 B1 = 0
; B2 = 0 B1 = 1

MOVLW 32H
MOVWF DLY3

LP10 CALL MS200 ; DELAY FOR 10 SES.
DECФЗ DLY3 , 1
GOTO LP10

TRON BSF PORT A , 1 ; TRAVEL ON

DCGSENS

BTFSS PORT B , 4 ; SENSE DISCHARGE
SENS
GOTO AGAIN ; SKIP IF 0

BCF PORT A , 1 ; TRAVEL OFF

DELAY FOR DISCHARGE

BTFSS PORT B , 7 ; TEST B2 GOTO DCG1B

GOTO DCG1B ; B2 = 1

BTFSS PORT A , 3 ; TEST B1

GOTO BB10 ; B2 = 1 B1 = 0

MOVLW 0XFE ; B2 = 1 B1 = 1

MOVWF DLY3

P51 CALL MS200 ; DELAY FOR 51 SEC.

DECFSZ DLY3 , 1

GOTO LP51

GOTO TRON3

BB10 ; B2 = 1 B1 = 0

MOVLW 96H

MOVWF DLY3

```
LOP30    CALL    MS200                ; DELAY FOR 30 SEC.  
         DECFSZ  DLY3 , 1  
         GOTO    LOP30  
         GOTO    TON3
```

DCG1B

```
         BTFSS   PORT A , 3          ; CHECK SW1  
         GOTO    TRON1              ; B2 = 0  B1 = 0  
                                       ; B2 = 0  B1 = 1
```

```
         MOVLW   4BH  
         MOVWF   DLY3
```

```
LP15     CALL    MS200                ; DELAY FOR 15 SEC.  
         DECFSZ  DLY3 , 1  
         GOTO    LP15  
         GOTO    TRON3
```

TRON1

```
         MOVLW   19H  
         MOVWF   DLY3
```


LP05 CALL MS200 ; DELAY FOR 05 SEC.
 DECFSZ DLY3, 1
 GOTO LP05


TRON3

 BSF PORT A , 1 ; TRAVEL ON


AGAIN GOTO MAINSCAN
 END

FLOWCHART







DEBOUNCE DELAY




DELAY OF 200MS



DELAY FOR REVERSING




DELAY FOR DISCHARGE





Conclusion



CONCLUSION

To conclude , our project would be economic method for removing the dust from the spinning industry .


Removal of dust makes the environment of the textile industry , free from pollution . Accumulation of cotton dusts may cause breathing problem to the workers working in the industry . So Over Head Cleaner provides a better working condition .

The cotton dusts , if present in the industry , cuts the yarn and hence production is decreased . So by using this Over Head Cleaner quality of production can be increased .


Our product will have good market because of its comparatively low cost .

FEATURE ADVANCEMENTS

An obstacle sensor can also be programmed such that , presence of any obstacle in the path of the travelling bed could be sensed and cleared .




Bibliography




BIBLIOGRAPHY

1. PIC 16 , 17 Microcontroller Data Book – Manual .
2. Intersil – Component Data Catalogue 1987 .
3. CMOS Cook Book – Second Edition – Don Lancaster Revised by Howard M . Berter .
4. Success in Electronics – Tom Duneon .
5. Electronics for Today and Tomorrow – Tom Duneon .



Synopsis



SYNOPSIS

The proposed system aims at the transmission of analog data over a distance as decided by the use of appropriate transmitter and receiver .


The system works under two module , the TRANSMITTER AND THE RECEIVER .

The transmitter uses the industry standard ICL7106 from Intersil . This chip is capable of converting an analog input voltage into a digital value . The digital data in parallel form is converted to a serial form by means of 4021 shift register . The clock for the serial data is provided by an oscillator which consist of a quartz crystal and a 4060 divider , which basically a ripple counter that counts in the up direction using positive logic . An 8 Hz signal which also happens to be available from the 4060 is used to load the shift register . With the output of the shift register , the start and stop bits are automatically added . Thus the output is converted into an RS232 compatible serial data stream and then fed to a PC RS232 port via


an opto – isolator . The main advantage of such a design is that an external power supply is not needed . The transmitted data stream could be viewed in the PC using the RS232 interface . Then the serial data is transmitted using a FM transmitter and received at the other end using a FM receiver .

The receiver section contains an UART IM6403 which converts the serial start , data , parity and stop bits to parallel data . This is essentially a low power device . The output of the UART goes to a 8 – bit digital to analog converter with a regulation of 3.9 ms. This gives an analog output which is the same as that transmitted .

Thus wireless communication is achievable .



Contents



CONTENTS

Synopsis

Contents

Chapter – 1

1

Introduction

1.1 Telemetry

1.2 Need for Telemetry

1.3 Classification of Telemetry

Chapter – 2

5

System Overview

2.1 Block Diagram

2.2 Transmitter Section


2.2.1 Analog to Digital Converter (7106)

2.2.2 8 – bit shift Register (4021)


2.2.3 Binary Ripple Counter (4060)

2.3 Receiver Section

Appendix



Introduction



CHAPTER – 1

INTRODUCTION

1.1 TELEMETRY

Telemetry is a way of reducing the time involved in transferring the measured values to the required places . The measurements are almost real time .

1.2 NEED FOR TELEMETRY

Measurement of any kind plays a vital role in any industry . Measurement are of various kinds and the data measured are required by many people for processing . This leads to the evolution of 'Telemetry' which reduces the time involved in transferring the measured values to the required place and also made these measurements almost real time for many critical applications .

1.3 CLASSIFICATION OF TELEMETRY

Telemetry can be classified based on

Types of Modulation

1. Analog Telemetry System
2. Digital Telemetry System

1. ANALOG TELEMETRY SYSTEM


Analog Telemetry System are used for sending inherently analog information , such as voice , they can also be used for sending analog information which has been converted digital form . An analog communication system must accommodate many uses at the same time , in order to get the most use and efficiency from the equipment and circuitry at each end and the communication links between them . Basically an analog communication system is designed to handle a signal that can have any value within the total allowable range . Some of these includes standard amplitude modulated

(AM) and frequency modulated (FM) band ratio, telephone lines etc. With the growth of communication for computer and digital systems data is in digital form. Digital signals are really just a special case of analog signals.


2. DIGITAL TELEMETRY SYSTEM

A digital system is designed to handle only digital signals, electrical signals which can take on only certain predefined values, instead of any value within a whole range. The entire communication system can be optimized to deal with these values. Digital communication systems are used to meet the needs of most new communication applications. A digital system that is handling signals which were originally analog must first sample the analog signal and convert it to digital format. Digital signals may also have to be encoded. Multiplexing and modulation of digital are related to the same operations on analog signals, but with some differences and simplifications.

There are two types of medium used . One is wireless communication which we use here and the other is fibre optic communications .



System overview



CHAPTER – 2

SYSTEM OVER VIEW

2.1 DESCRIPTION OF BLOCK DIAGRAM

The analog signal which is usually the output of any transducer is fed to Analog to Digital converter . The input signal is conditioned before feeding to Analog to Digital converter, shown (fig 1).

2.1.1 NEED FOR SIGNAL CONDITIONING

The process of modifying the transduced signal into a usable format for the final stage of measurement is known as signal conditioning .

The signal conditioning equipment may be required to do linear processes like amplification , attenuation , integration ,

differentiation , addition and subtraction . They are also required to do non – linear processes like modulation , demodulation , sampling , filtering , clipping & clamping , squaring , linearising or multiplication by another function etc .

The output of ADC which is in 8 – bit form is fed to a parallel to serial converter .

The 8 – bit binary data is converted to a serial format by a parallel to serial converter . This is fed by to a . FM module for the purpose of transmission . The transmission is through atmosphere .

RECEIVER

The FM receiver receives the serial data stream , converts to an 8 – bit parallel one using the UART IC IM6403 . The parallel data is fed to a DAC to convert it to analog one .

2.3 TRANSMITTER SECTION

The circuit diagram shown in (fig 2) involves transmitter section. The circuit consists of a converter IC, 24-bit shift register. The converter IC, ICL 7106 is an ADC and LCD driver (i.e), this chip is capable of converting an analog input voltage into digital value and drive a 3.5 digit LCD. The display information, intended for a 3.5 digit 7-segment readout with polarity indicated, converted into an RS232 compatible serial data stream including start and stop bits with the aid of a shift register, and then fed to PC's RS232 port via an opto-isolator.

The clock for the serial data is provided by an oscillator which consists of a quartz crystal of 32.768 KHz and a type of 4060 divider. Pin 7 of 4060 divider supplies the 2048 Hz shift register clock. An 8 Hz signal also available from 4060 divider is used to load the shift register.

A 24-bit shift register is built from three numbers of IC 4021. This converts the parallel data into serial format. The 18 data bits from ICL7106 is split into three bytes, each of which is headed

by a start bit and closed off by stop bit. The start bit is indicated by a low level and the stop bit is indicated by a high level.

On a high level at pin 9 of IC 4021, the 24 bits are loaded into the shift register. A subsequent 'low' level causes the bits to be shifted out at the rate of clock applied to pin 10 of IC 4021. Trailing stop bits are automatically added to the end of the serial word. The output of the shift register comes from pin 3 of IC4 which is the cascaded output. This output appears as a data stream with a length of 3 bytes of $10 / 2,048$ secs = 4.9 ms each, at intervals of 125 ms.

The output of the shift register drives opto-isolator IC5 via register R3. At the PC side of the opto-isolator, the signal is amplified by T1. The amplifier allows a relatively small drive current of 1mA to be used, while it has a positive effect on the current consumption of the opto-transistor. To enable data to reach the PC, the computer must actuate the DTR line on its RS232 port (i.e) the line is made to + 12 v. An active low at the shift register output causes the LED in the opto-isolator to light, and T1 to conduct consequently, the R x D line is pulled to + 12 v. When T1 is switched

off, the internal pull-down resistor of the interface pulls the line to -12 v level.

At the converter side, the circuit uses the supply voltage pin of the ICL 7106. This causes a few problems, though, because the 'low' level supplied by the outputs of the ICL 7106 is not 0 v, but approximately $v_{cc} = -5v$. Obviously, that level will not be recognized by the CMOS logic connected to the outputs. This problem is solved by raising the negative supply level of the circuit by about 2 v with the aid of diodes D1, D2, and D3. At a typical supply voltage of 9v, that creates a ground voltage level of about 2v, while the threshold voltage of the shift register inputs lies at about 5.5v.

2.2.1 DESCRIPTION OF A TO D CONVERTOR

ANALOG SECTION

The (fig 3) shows the analog section of ICL7106. Each measurement cycle is divided into three phases they are

- a. Auto – Zero (A/Z)
- b. Signal integrate (INT)
- c. De – integrate (DE)

a. AUTO – ZERO PHASE

During auto – zero three things happen . First , input high and low are disconnected from the pins and internally shorted to analog common . Second , the reference capacitor is charged to the reference voltage . Third , the auto – zero capacitor C_{AZ} is charged to compensate for offset voltages in the buffer amplifier , integrator and comparator . Since the comparator is included in the loop , the A/Z accuracy is limited only by the noise of the system . In any case . the offset referred to the input is less than $10 \mu v$.

b. SIGNAL INTEGRATE PHASE

During this phase , the auto – zero loop is opened . the internal short is removed and the internal input high and low are

connected to the external pin . The convertor then integrates the differential voltage between INHI and INLO for a fixed time . This differential voltage can be with in a wide common mode range upto one volt from either supply . If , on the otherhand , the input signal has no return with respect to the convertor power supply , INLO can be tied to analog common to establish the correct common mode voltage . At the end of this phase , the polarity of the integrated signal is determine .

C. DE – INTERATE PHASE

The final phase is de – integrate (or) reference integrate . Input low is internally connected to analog common and input high is connected across the previously changed reference capacitor . Circuitry within the chip ensures that the capacitor will be connected with the correct polarity to cause the integrator output to return to zero is proportional to the input signal . Specifically the digital readings displayed is $1000 (v_{in}/V_{REF})$.

DIFFERENTIAL INPUT

The input can accept differential voltage anywhere within the common mode range of the input amplifier, or specifically from 0.5 volts below the positive supply to 1.0 volt above the negative supply. In this range, the system has a CMRR of 86db typical. The integrator output can swing to within 0.3volts of either supply without loss of linearity.

DIFFERENTIAL REFERENCE

The reference voltage can be generated anywhere within the power supply voltage of the convertor. The difference in reference for +ve (or) -ve input voltage will give a roll-over error. This can be avoided by having the values of reference capacitor larger enough in comparison to the stray capacitance.

ANALOG COMMON

The common pin sets a voltage that is $\cong 2.8$ v more(- ve) than the + ve supply . The common voltage will have a low voltage coefficient of 0.001% v , low output impedance of $\cong 15\Omega$ and a temperature coefficient typically less than 80 ppm / °c . In 7106 , the internal heating which results from the LED drivers can cause some degradation in performance .

DIGITAL SECTION

The digital section of ICL7106 is shown in the (fig 4) . An internal digital ground in this IC is generated from a 6v zener diode and a large p channel source follower . It have a regulated supply and a back plane drive . The segment drive is from 2 to 8 mA , typical for instrument size common anode LCD displays .

The clock arrangement method in the 7106 are

- a. An external oscillator connected to pin 40 .
- b. A crystal between pins 39 and 40 .

c. An R – C oscillator using all three pins .

The clock circuit is shown in (fig 5)

The oscillator frequency is divided by four before it clocks the decade counters . For three readings / second , an oscillator frequency of 48KHZ would be used . Oscillator frequencies of 240KHZ , 120KHZ , 80KHZ , 60KHZ , 48KHZ , 40KHZ , $33 \frac{1}{3}$ KHZ , etc , should be selected for 60HZ rejection . For 50HZ rejection , oscillator frequencies of 200KHZ , 100KHZ , $66 \frac{2}{3}$ KHZ , 50KHZ , 40KHZ , etc . are chosen .

The ICL 7106 are high performance , lower power $3 \frac{1}{2}$ digit A/D convertors containing all the necessary active devices on a single CMOS IC which also includes 7 segment decoders , display drivers , a reference , and a clock . The ICL 7106 will directly drive an instrument size light emitting diode displays .

8 STAGE SHIFT REGISTER (4021)

The pin details of shift register (4021) is shown in (fig 6)

This IC accepts a parallel input and gives serial output with the load at any time and it can be used also with serial input and serial output. This package can be used as a 6, 7 or 8 stage shift right register. Stages may be cascaded for longer lengths which is used in this project.

As a serial – in , serial – out register , the load input should be grounded . Data presented to the IN terminals gets shifted into the first stage on the ground – to – positive transition (+ve edge) of the clock input . In six successive clocking , this data appears at output 06 . Another clocking transfers to output 07 & yet another to 08 . Additional clocking will lose this bit of data unless stages are cascaded or data is recalculated .

To parallel load data , apply an 8 – bit word to the p1 through p8 terminals , having the p1 bit nearest the input of the register and the p8 bit nearest the output . The load terminal is made high , and the data immediately loads into the register . The load

terminal must return and stay grounded for normal register operation . The clock must be noise less and have only a single ground – to – positive transition per desired shifting . Clock rise and fall times should be faster than 5 μ sec .

Maximum clock frequency is 5 megahertz at 10v and 2.5 megahertz at 5v . Total package current at a 1 megahertz clock rate is 2mA at 5v and 4mA at 10v .

BINARY RIPPLE COUNTER (4060)

The pin details of binary ripple counter (4060) is shown (fig 7) .

This is a binary ripple counter that counts in the up direction using positive logic . Feedback available at the clock input allows input conditioning (or)use of a reference – contained crystal (or)R – C oscillator .

The reset input is normally held at ground . Each time the clock changes from positive to ground , the counter advances one

count . The 4 output divides the input clock by $2^4 = 16$ up through the 14 output which divides by $2^{14} = 16,384$. No outputs are available for divisions of 2 , 4 , 8 and 2048 .

Since this is a ripple counter , the output changes in sequential order . In correct counts will briefly result during settling time .

The crystal oscillator connections are shown in the figure . When used as a divider only , the clock input must be bounceless and noise free , and have rise and fall times faster than $5\mu\text{secs}$. Bringing the reset Input positive for a minimum of half a $\mu\text{seconds}$ resets all counter stages to zero .

Power supply current is 0.4 mA at 5v and 0.8 mA at 10v for a 1 mHZ clocking rate . An extra 2mA is needed by the clock is used in an astable (or) crystal mode . Maximum clock frequency is 1.75 megahertz at 5v and 4 megahertz at 10v .

OPTO – ISOLATOR

Opto – isolator is a small circuit which combines a LED and a photo – sensitive device inside a light proof chamber . The commercial opto – isolators are now made by foreign concerns , such as Texas , GE , Monsanto and RCA . Texas Til III is an opto – isolator containing a LED and a phototransistor in one envelop using dual – in – line (DIL) package . (fig 8) .

Texas opto – isolator type Til – III is shown in figure . There is no electrical connection between the LED and the photo – transistor . The opto – isolators are used to couple hot or live chassis of main operated equipment . The opto – isolator can be used to enable logic circuits to switch on mains equipment using SCR or triacs . The opto – isolators provides safe hazardless coupling to live main circuit , which does not use isolating transformer .

2.4 RECEIVER SECTION

The transmitted data in serial form is received by an FM receiver. The serial data is converted to a parallel one using the UART IC IM 6403. The output of the UART is given to DAC 0808 which converts the digital data to give an analog output.

2.4.1. DAC (DIGITAL TO ANALOG CONVERTER)

The DAC 0808 series is an 8 – bit monolithic digital to analog converter, featuring a full scale output current settling time of 150 ns while dissipating only 33 mw with ± 5 v supplies. No reference current (I_{ref}) trimming is required for most applications since the full-scale output current is typically ± 1 LSB of $255 I_{ref} / 256$. Relative accuracies of better than $\pm 0.19\%$ assure, 8 – bit monotonicity and linearity while zero level, output current of less than $4 \mu\text{A}$ provides 8 – bit zero accuracy for $I_{ref} \geq 2 \text{ mA}$. The power supply current of the DAC 0808 series are independent of bit codes, and exhibits essentially constant device characteristics over

the entire supply voltage range . The DAC 0808 will interface directly with popular TTL , DTL or CMOS logic levels .

The most important characteristics of a DAC converter is resolution . This is determined number of bits in the input binary word . For a converter with 8 binary inputs resolution in one part in 256 (2^8) .

2.4.2 UART (UNIVERSAL ANSYCHRONOUS RECEIVER TRANSMITTER)

The IM6403 is CMOS / LSI UART for interfacing computers or microprocessors to Asynchronous data channels . The receiver converts serial start , data , parity and stop bits to parallel data verifying proper code transmission , parity and stop bits . The transmitter converts parallel data into serial form and automatically adds start , parity and stop bits . The data word length can be 5, 6, 7, or 8 bits . Parity may be odd or even . The stop bits may be 1 or 2 (or $1\frac{1}{2}$ and 1 when transmitting 5 – bit code) . The IM6403 can

be used in a wide range of applications including modems , printers , peripherals and remote data acquisition systems .

FEATURES

1. Low power - less than 10 mw typically at 2 MHz .
2. Operation upto 4 MHz clock .
3. Programmable word length , stop bits and parity .
4. Automatic data formatting and status generation .
5. Compatible with industry standard UART 's .
6. On - chip oscillator with external crystal .
7. Operating voltage - IM6402 / 6403 : 5 v .

With the proposed system reception of the transmitted data is achievable within 60 feet .

BLOCK DIAGRAM







FIG:- (1)

TRANSMITTER CIRCUIT



ANALOG SECTION OF 7107/7106






FIG :- (A)

CLOCK CIRCUITS




FIG. 65

8-STAGE SHIFT REGISTER (4021)







FIG.-(6)


BINARY RIPPLE COUNTER (4060)



(XTAL OSCILLATOR)



(SCHMITT TRIGGER)



(RC OSCILLATOR)

OPTO - ISOLATOR






FIG: (8)



Appendix



11.0 ELECTRICAL CHARACTERISTICS - PIC16C58A

Absolute Maximum Ratings†

Ambient Temperature under bias	-55°C to +125°C
Storage Temperature	- 65°C to +150°C
Voltage on VDD with respect to VSS	0 to +7.5V
Voltage on MCLR with respect to VSS(2)	0 to +14V
Voltage on all other pins with respect to VSS	-0.6V to (VDD + 0.6V)
Total Power Dissipation(1)	800 mW
Max. Current out of VSS pin	150 mA
Max. Current into VDD pin	100 mA
Max. Current into an input pin (TOCKI only)	±500 µA
Input Clamp Current, I _{IK} (V _I < 0 or V _I > VDD)	±20 mA
Output Clamp Current, I _{OK} (V _O < 0 or V _O > VDD)	±20 mA
Max. Output Current sunk by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	20 mA
Max. Output Current sourced by a single I/O port	
PORTA	50 mA
PORTB	100 mA
Max. Output Current sunk by a single I/O port	
PORTA	50 mA
PORTB	100 mA

Note 1: Power Dissipation is calculated as follows: $P_{dis} = V_{DD} \times (I_{DD} - \sum I_{OH}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}) + \sum (V_{OL} \times I_{OL})$

Note 2: Voltage spikes below VSS at the MCLR pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to VSS



† NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device is not guaranteed if any other conditions above those indicated in the operation listings of this specification are exceeded. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 6.1. Electrical characteristics of 7805 voltage regulator

Absolute Maximum Ratings	
Input Voltage (5 V through 18 V) (24 V)	35 V 40 V
Internal Power Dissipation	internally limited
Storage Temperature Range	-65°C to +150°C
Operating Junction Temperature Range	-55°C to +150°C
μA7800	0°C to +125°C
μA7800C	

7805C

Electrical Characteristics $V_{IN} = 10\text{ V}$, $I_{OUT} = 500\text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $C_{IN} = 0.33\text{ }\mu\text{F}$, $C_{OUT} = 0.1\text{ }\mu\text{F}$, unless otherwise specified.

Characteristic	Condition	Min	Typ	Max	Unit
Output Voltage	$T_J = 25^\circ\text{C}$	4.8	5.0	5.2	V
Line Regulation	$T_J = 25^\circ\text{C}$	$7\text{ V} \leq V_{IN} \leq 10\text{ V}$	3	100	mV
		$8\text{ V} \leq V_{IN} \leq 12\text{ V}$	1	50	mV
Load Regulation	$T_J = 25^\circ\text{C}$	$5\text{ mA} \leq I_{OUT} \leq 1.5\text{ A}$	15	100	mV
		$250\text{ mA} \leq I_{OUT} \leq 750\text{ mA}$	5	50	mV
Output voltage	$7\text{ V} \leq V_{IN} \leq 20\text{ V}$ $5\text{ mA} \leq I_{OUT} \leq 1.0\text{ A}$ $P \leq 15\text{ W}$	4.75		5.25	V
Quiescent Current	$T_J = 25^\circ\text{C}$		4.2	8.0	mA
Quiescent Current Change	with line			1.3	mA
	with load	$5\text{ mA} \leq I_{OUT} \leq 1.0\text{ A}$		0.5	mA
Output Noise Voltage	$T_A = 25^\circ\text{C}$, $10\text{ Hz} \leq f \leq 100\text{ kHz}$		40		μV
Ripple Rejection	$f = 120\text{ Hz}$, $8\text{ V} \leq V_{IN} \leq 18\text{ V}$	62	78		dB
Dropout Voltage	$I_{OUT} = 1.0\text{ A}$, $T_J = 25^\circ\text{C}$		2.0		V
Output Resistance	$f = 1\text{ kHz}$		17		$\text{m}\Omega$
Short-Circuit Current	$T_J = 25^\circ\text{C}$, $V_{IN} = 35\text{ V}$		750		mA
Peak Output Current	$T_J = 25^\circ\text{C}$		2.2		A
Average Temperature Coefficient of output voltage	$I_{OUT} = 5\text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$		1.1		$\text{mV}/^\circ\text{C}$

Metal Can Package
Aluminum

Plastic Package

EPROM/ROM-Based 8-Bit CMOS Microcontroller Series

Devices Included in this Data Sheet:

- PIC16C52
- PIC16C54A
- PIC16CR57B
- PIC16C58A
- PIC16CR58A

High-Performance RISC CPU:

- Only 33 single word instructions to learn
- All instructions are single cycle (200 ns) except for program branches which are two-cycle
- Operating speed: DC - 20 MHz clock input
DC - 200 ns instruction cycle



Device	Pins	I/O	EPROM/ ROM	RAM
PIC16C52	18	12	384	25
PIC16C54A	18	12	512	25
PIC16CR57B	28	20	2K	72
PIC16C58A	18	12	2K	73
PIC16CR58A	18	12	2K	73

- 12-bit wide instructions
- 8-bit wide data path
- Seven or eight special function hardware registers
- Two-level deep hardware stack
- Direct, indirect and relative addressing means for data and instructions

Peripheral Features:


- 8-bit real time clock/counter (RTCC) with 6 bit programmable prescaler
- Power-On Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- Low-power SLEEP mode
- Multiple oscillator options:
 - RC: Low-cost RC oscillator
 - XT: Standard crystal/resonator
 - HS: High-speed crystal/resonator
 - LT: Power saving, low frequency crystal

Pin Diagrams



CMOS Technology:

- Low-power, high-speed CMOS EPROM/ROM technology
- Fully static design
- Wide operating voltage range:
 - EPROM Commercial/Industrial 2.5V to 6.25V
 - ROM Commercial/Industrial 2.5V to 6.25V
 - EPROM Automotive 2.5V to 6.0V
- Low-power consumption:
 - I_{CC} 2 mA typical @ 5V, 4 MHz
 - I_{DD} 1 µA typical @ 3V, 32 kHz
 - < 0.6 µA typical standby current (with WDT disabled) @ 3V, 0 °C to 70 °C



.....	5-3
.....	5-5
.....	5-7
.....	5-10
.....	5-23
.....	5-25
.....	5-28
.....	5-41
.....	5-48
.....	5-61
.....	5-71
.....	5-81
.....	5-101
.....	5-113
.....	5-114
.....	5-115

To Our Valued Customers

We are committed to providing you with the highest quality of all our products and documentation. We have spent an exceptional amount of time and resources to ensure that these documents are correct. However, we realize that we may have missed a few details. If you find any information that is missing or appears in error, please use the reader response form in this document to let us know. We appreciate your assistance in making this a better document.

Microchip offers a OTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration bit options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 Serialized Quick-Turnaround-Production (SQTP™) Devices

Microchip offers the unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential. Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, giving the customer a low cost option for high volume, mature products.

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the Enhanced PIC16C5X Product Identification System at the back of this data sheet to specify the correct part number.

For the Enhanced PIC16C5X family of devices, there are four device types, as indicated in the device number:

- C**, as in PIC16C54A. These devices have EPROM program memory and operate over the standard voltage range.
- LC**, as in PIC16LC54A. These devices have EPROM program memory and operate over an extended voltage range.
- CR**, as in PIC16CR54A. These devices have ROM program memory and operate over the standard voltage range.
- LCR**, as in PIC16LCR54A. These devices have ROM program memory and operate over an extended voltage range.

2.1 UV Erasable Devices

UV erasable versions, offered in CERDIP packages, are optimal for prototype development and test programs.

UV erasable devices can be programmed for any of four oscillator configurations. Microchip's START[®] and PRO MATE™ programmers both support programming of the Enhanced PIC16C5X. Third party programmers also are available; refer to Third Party Guide for a list of sources.

2.2 One-Time Programmable (OTP) Devices

Availability of OTP devices is especially useful for customers expecting frequent code changes and rates.

OTP devices, packaged in plastic packages, allow the user to program them once. In addition to program memory, the configuration bits must be programmed.

Legend: Grayed boxes: devices NOT covered in this data sheet.
All PIC16/17 Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

Part Number	Memory Type	Program Memory (M12 words)	RAM (Data Memory) (bytes)	Timer Modules	I/O Pins	Voltage Range (Volts)	Number of Instructions	Packages	High I/O current capability	
									IC	SSOP
PIC16C52	4	256	—	25	TMRO	12	2.5-6.25	33	18-pin DIP, SOIC	20-pin SSOP
PIC16C54	20	512	—	35	TMRO	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP	
PIC16C54A	20	512	—	35	TMRO	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP	
PIC16CR54A	20	—	512	25	TMRO	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP	
PIC16C55	20	512	—	24	TMRO	20	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP	
PIC16C56	20	1K	—	25	TMRO	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP	
PIC16C57	20	2K	—	72	TMRO	20	2.5-6.25	33	28-pin DIP, SOIC; SSOP	
PIC16CR57B	20	—	2K	72	TMRO	20	2.5-6.25	33	28-pin DIP, SOIC; SSOP	
PIC16C58A	20	2K	—	73	TMRO	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP	
PIC16CR58A	20	—	—	73	TMRO	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP	

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two-complement in nature. In two-operand instruction typically one operand is the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register. Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with the corresponding device pins described in Table 3-1 and Table 3-2.

The PIC16C5X family can be attributed to the high performance of the PIC16C5X family can be commonly found in RISC microprocessors. To begin with, the PIC16C5X uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12-bits wide making it possible to have all single word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and evaluation of instructions. Consequently, all instructions (33) execute in a single cycle (200ns @ 5MHz) except for program branches.

The PIC16C52 address 384 x 12 of program memory, the PIC16C54A address 512 x 12 of program memory, the PIC16CR57B and PIC16C58A/CR58A address 2K x 12 of program memory. All program memory is internal.

The PIC16C5X can directly or indirectly address its register files and data memory. All special function registers including the program counter are mapped in the data memory. The PIC16C5X has a highly symmetrical (symmetrical) instruction set that makes it possible to carry out any operation on any register in any addressing mode. This symmetrical nature (lack of 'special optimal situations' make programming with the PIC16C5X simple yet efficient. As a result, the learning curve is reduced significantly.


The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter is incremented every Q1, and the instruction is fetched from program memory and latched into instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in figure 3-2 and Example 3-1.

An instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., goto) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 3-2: CLOCK/INSTRUCTION CYCLE



EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



Instructions are single cycle, except for any program branches. These take two cycles since the fetched instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

IC	SSOP No.	I/O/P Type	Input Levels	Description
	5	I/O	TTL	Bi-directional I/O port
	6	I/O	TTL	
	7	I/O	TTL	
	8	I/O	TTL	
	9	I/O	TTL	Bi-directional I/O port
	10	I/O	TTL	
	11	I/O	TTL	
	12	I/O	TTL	
	13	I/O	TTL	
	15	I/O	TTL	
	16	I/O	TTL	
	17	I/O	TTL	
	18	I/O	TTL	Bi-directional I/O port
	19	I/O	TTL	
	20	I/O	TTL	
	21	I/O	TTL	
	22	I/O	TTL	
	23	I/O	TTL	
	24	I/O	TTL	
	25	I/O	TTL	
	2	I	ST	Clock input to Timer0. Must be tied to Vss or Vdd if not in use to reduce current consumption.
	28	I	ST	Master clear (reset) input. This pin is an active low reset to the device.
	27	I	ST	Oscillator crystal input/external clock source input.
	26	O	--	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
	3,4	P	--	Positive supply for logic and I/O pins.
	1,14	P	--	Ground reference for logic and I/O pins.
				Unused, do not connect

out, I/O = input/output, not Used, ST = Schmitt Trigger input

MEMORY MAP AND STACK





FIGURE 4-3: PIC16CR57B/C58A/CR58A PROGRAM MEMORY MAP AND STACK




PIC16C5X memory is organized into program memory and data memory. For devices with more than 512 bytes of program memory, a paging scheme is used. Program memory pages are accessed using one or two STATUS register bits. For devices with a data memory register file of more than 32 registers, a banking scheme is used. Data memory banks are accessed using the File Selection Register (FSR).

4.1 Program Memory Organization

The PIC16C52 has a 9-bit Program Counter (PC) capable of addressing a 384 x 12 program memory space (Figure 4-2). The PIC16C54A has a 9-bit Program Counter (PC) capable of addressing a 512 x 12 program memory space (Figure 4-1). The PIC16CR57B, PIC16C58A, and PIC16CR58A have an 11-bit Program Counter capable of addressing a 2K x 12 program memory space (Figure 4-3). Accessing a location above the physically implemented address will cause a wraparound.

The reset vector for the PIC16C52 is at 17FL. A NOP at the reset vector location will cause a restart at location 000h. The reset vector for the PIC16C54A is at 1FFh, for the PIC16CR57B, PIC16C58A, and PIC16CR58A at 7FFh.

FIGURE 4-1: PIC16C54A PROGRAM MEMORY MAP AND STACK



REGISTER FILE MAP

File Address	00h	01h	02h	03h	04h	05h	06h	07h	0Fh	10h	1Fh
	INDF0 ¹	TMR0	PCL	STATUS	FSR	PORTA	PORTB		General Purpose Registers		

Note 1: Not a physical register. See Section 4.7

posed of registers, or bytes of memory for a device is specified. The register file is divided into two special function registers and general purpose registers.

Special function registers include the TMR0 register, the Status Register (SR), the File Select Register (FSR), special purpose registers, and the I/O port configuration and control registers.

General purpose registers are used for data and instructions. For PIC16C54A, the register file is composed of 25 registers and 25 special function registers (Figure 4-4).

For PIC16C58A, the register file is composed of 25 registers, 24 general purpose registers, and 48 additional general purpose registers. The 48 registers are addressed using a banking scheme.

For PIC16C58A, the register file is composed of 25 special function registers, 25 general purpose registers, and up to 48 additional general purpose registers. The 48 registers may be addressed using a banking scheme.

GENERAL PURPOSE REGISTER FILE

Registers may be accessed either directly or indirectly using the File Select Register (FSR) (Section 4.7).

FSR<6:5> → 00 01 10 11

File Address	00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Fh	10h	1Fh	20h	3Fh	40h	5Fh	60h	7Fh
	INDF0 ¹	TMR0	PCL	STATUS	FSR	PORTA	PORTB	PORTC	General Purpose Registers										

Addresses map back to addresses in Bank 0.

Note 1: Not a physical register. See Section 4.7

FIGURE 4-6: PIC16C58A/CR58A REGISTER FILE MAP

FSR<6:5> → 00 01 10 11

File Address	00h	01h	02h	03h	04h	05h	06h	07h	0Fh	10h	1Fh	20h	3Fh	40h	5Fh	60h	7Fh
	INDF0 ¹	TMR0	PCL	STATUS	FSR	PORTA	PORTB	General Purpose Registers									

Addresses map back to addresses in Bank 0.

Note 1: Not a physical register. See Section 4.7

oscillator or a simple oscillator can be used as an external oscillator. Prepackaged oscillators range and better stability. A crystal oscillator will provide good stability. Two types of crystal oscillators are used: one with parallel resonance and one with series resonance. The circuit is designed to operate at the frequency of the crystal. The 180-degree phase shift requires. The 4.7 kΩ resistor provides feedback for stability. The 10 kΩ resistor provides feedback for stability. The 74AAS04 in the linear region is used for external oscillator.


Figure 7-7 shows how the R/C combination is connected to the PIC16C5X. For Rext values below 2.2 kΩ, the oscillator operation may become unstable or stop completely. For very high Rext values (e.g., 1 MΩ) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 kΩ and 100 kΩ.

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

The Electrical Specifications sections show RC frequency variation from part to part due to normal process variation. The variation is larger for larger Rext (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications sections for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values. The oscillator frequency, divided by 4, is available at the OSC2/CLKOUT pin, and can be used for the purposes of synchronizing other logic.

FIGURE 7-7 RC OSCILLATOR MODE



oscillator or a simple oscillator can be used as an external oscillator. Prepackaged oscillators range and better stability. A crystal oscillator will provide good stability. Two types of crystal oscillators are used: one with parallel resonance and one with series resonance. The circuit is designed to operate at the frequency of the crystal. The 180-degree phase shift requires. The 4.7 kΩ resistor provides feedback for stability. The 10 kΩ resistor provides feedback for stability. The 74AAS04 in the linear region is used for external oscillator.


Figure 7-7 shows how the R/C combination is connected to the PIC16C5X. For Rext values below 2.2 kΩ, the oscillator operation may become unstable or stop completely. For very high Rext values (e.g., 1 MΩ) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 kΩ and 100 kΩ.

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

The Electrical Specifications sections show RC frequency variation from part to part due to normal process variation. The variation is larger for larger Rext (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications sections for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values. The oscillator frequency, divided by 4, is available at the OSC2/CLKOUT pin, and can be used for the purposes of synchronizing other logic.

FIGURE 7-7 RC OSCILLATOR MODE



“reset state” on Power-On Reset (POR), MCLR, or WDT reset. A MCLR or WDT wake-up from SLEEP also results in a device reset, and not a continuation of operation before SLEEP.

The TO and PD bits (STATUS <4:3>) are set or cleared depending on the different reset conditions (Section 7.7). These bits may be used to determine the nature of the reset.

Table 7-6 lists a full description of reset states of all registers. Figure 7-8 shows a simplified block diagram of the on-chip reset circuit.

TABLE 7-5: RESET CONDITIONS FOR SPECIAL REGISTERS

Register	Address	Power-On Reset	MCLR or WDT Reset
Power-On Reset	N/A	0001 1111	0001 1111
MCLR reset (normal operation)	N/A	1111 1111	0001 1111
MCLR wake-up (from SLEEP)	N/A	1111 1111	0001 0000
WDT reset (normal operation)	N/A	1111 1111	0000 1111
WDT wake-up (from SLEEP)	N/A	1111 1111	0000 0000

Legend: u = unchanged, x = unknown, - = unimplemented read as 0.
 Note 1: TO and PD bits retain their last value until one of the other reset conditions occur.
 Note 2: The CLARTR instruction will set the TO and PD bits.

TABLE 7-6: RESET CONDITIONS FOR ALL REGISTERS

Register	Address	Power-On Reset	MCLR or WDT Reset
W	N/A	xxxx xxxx	xxxx xxxx
PORTB	N/A	1111 1111	1111 1111
OPTION	N/A	xxxx xxxx	xxxx xxxx
TMR0	00h	xxxx xxxx	xxxx xxxx
MR0	01h	xxxx xxxx	xxxx xxxx
CLSR0	02h	xxxx xxxx	xxxx xxxx
STATUS0	03h	xxxx xxxx	xxxx xxxx
STATUS1	04h	xxxx xxxx	xxxx xxxx
STATUS2	05h	xxxx xxxx	xxxx xxxx
STATUS3	06h	xxxx xxxx	xxxx xxxx
STATUS4	07h	xxxx xxxx	xxxx xxxx
Special Purpose Registers	08-7Fh	xxxx xxxx	xxxx xxxx

Legend: u = unchanged, x = unknown, - = unimplemented, 0000 0000 = 0.
 Note 1: See Table 7-4 for possible values.
 Note 2: See Table 7-5 for reset value for specific conditions.
 Note 3: General purpose register file on the PIC16C52/54/55.

...ability which provides an internal chip reset power-up situations. To use this feature, a user merely ties the MCLR/VPP pin (Figure 7-5) to VDD. A simplified block diagram of the on-chip Power-On Reset circuit is shown in Figure 7-8.

The Power-On Reset circuit and the Device Reset timer (Section 7.5) circuit are closely related. On power-up, the reset latch is set and the DRT's reset timer begins counting once it detects MCLR pin is high. After the time-out period, which is typically 100 ms, it will reset the reset latch and thus end the power reset signal.

As an example where MCLR is not tied to VDD is shown in Figure 7-11. VDD is allowed to rise and fall before tripping MCLR high. The chip will only come out of reset 1000 nsec after MCLR goes high.

Figure 7-12, the on-chip Power-On Reset feature is used (MCLR and VDD are tied together). The device is stable before the start-up timer times out and there is no problem in getting a proper reset. However, Figure 7-13 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses a high on the MCLR/VPP pin, and when the MCLR pin (and VDD) actually reach their full value is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD(min) value and the chip is, therefore, not guaranteed to operate properly. For such situations, we recommend a Power-On Reset circuit, as used to achieve longer start-up times in Figure 7-10.

When the device starts normal operation (excess the reset condition), device operation parameters (voltage, frequency, temperature, etc.) must be used to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For information on PIC16C5X POR, see the PIC16C5X/54/55/56/57/58/59/60/61/62/63/64/65/66/67/68/69/70/71/72/73/74/75/76/77/78/79/80/81/82/83/84/85/86/87/88/89/90/91/92/93/94/95/96/97/98/99/100/101/102/103/104/105/106/107/108/109/110/111/112/113/114/115/116/117/118/119/120/121/122/123/124/125/126/127/128/129/130/131/132/133/134/135/136/137/138/139/140/141/142/143/144/145/146/147/148/149/150/151/152/153/154/155/156/157/158/159/160/161/162/163/164/165/166/167/168/169/170/171/172/173/174/175/176/177/178/179/180/181/182/183/184/185/186/187/188/189/190/191/192/193/194/195/196/197/198/199/200/201/202/203/204/205/206/207/208/209/210/211/212/213/214/215/216/217/218/219/220/221/222/223/224/225/226/227/228/229/230/231/232/233/234/235/236/237/238/239/240/241/242/243/244/245/246/247/248/249/250/251/252/253/254/255/256/257/258/259/260/261/262/263/264/265/266/267/268/269/270/271/272/273/274/275/276/277/278/279/280/281/282/283/284/285/286/287/288/289/290/291/292/293/294/295/296/297/298/299/300/301/302/303/304/305/306/307/308/309/310/311/312/313/314/315/316/317/318/319/320/321/322/323/324/325/326/327/328/329/330/331/332/333/334/335/336/337/338/339/340/341/342/343/344/345/346/347/348/349/350/351/352/353/354/355/356/357/358/359/360/361/362/363/364/365/366/367/368/369/370/371/372/373/374/375/376/377/378/379/380/381/382/383/384/385/386/387/388/389/390/391/392/393/394/395/396/397/398/399/400/401/402/403/404/405/406/407/408/409/410/411/412/413/414/415/416/417/418/419/420/421/422/423/424/425/426/427/428/429/430/431/432/433/434/435/436/437/438/439/440/441/442/443/444/445/446/447/448/449/450/451/452/453/454/455/456/457/458/459/460/461/462/463/464/465/466/467/468/469/470/471/472/473/474/475/476/477/478/479/480/481/482/483/484/485/486/487/488/489/490/491/492/493/494/495/496/497/498/499/500/501/502/503/504/505/506/507/508/509/510/511/512/513/514/515/516/517/518/519/520/521/522/523/524/525/526/527/528/529/530/531/532/533/534/535/536/537/538/539/540/541/542/543/544/545/546/547/548/549/550/551/552/553/554/555/556/557/558/559/560/561/562/563/564/565/566/567/568/569/570/571/572/573/574/575/576/577/578/579/580/581/582/583/584/585/586/587/588/589/590/591/592/593/594/595/596/597/598/599/600/601/602/603/604/605/606/607/608/609/610/611/612/613/614/615/616/617/618/619/620/621/622/623/624/625/626/627/628/629/630/631/632/633/634/635/636/637/638/639/640/641/642/643/644/645/646/647/648/649/650/651/652/653/654/655/656/657/658/659/660/661/662/663/664/665/666/667/668/669/670/671/672/673/674/675/676/677/678/679/680/681/682/683/684/685/686/687/688/689/690/691/692/693/694/695/696/697/698/699/700/701/702/703/704/705/706/707/708/709/710/711/712/713/714/715/716/717/718/719/720/721/722/723/724/725/726/727/728/729/730/731/732/733/734/735/736/737/738/739/740/741/742/743/744/745/746/747/748/749/750/751/752/753/754/755/756/757/758/759/760/761/762/763/764/765/766/767/768/769/770/771/772/773/774/775/776/777/778/779/780/781/782/783/784/785/786/787/788/789/790/791/792/793/794/795/796/797/798/799/800/801/802/803/804/805/806/807/808/809/810/811/812/813/814/815/816/817/818/819/820/821/822/823/824/825/826/827/828/829/830/831/832/833/834/835/836/837/838/839/840/841/842/843/844/845/846/847/848/849/850/851/852/853/854/855/856/857/858/859/860/861/862/863/864/865/866/867/868/869/870/871/872/873/874/875/876/877/878/879/880/881/882/883/884/885/886/887/888/889/890/891/892/893/894/895/896/897/898/899/900/901/902/903/904/905/906/907/908/909/910/911/912/913/914/915/916/917/918/919/920/921/922/923/924/925/926/927/928/929/930/931/932/933/934/935/936/937/938/939/940/941/942/943/944/945/946/947/948/949/950/951/952/953/954/955/956/957/958/959/960/961/962/963/964/965/966/967/968/969/970/971/972/973/974/975/976/977/978/979/980/981/982/983/984/985/986/987/988/989/990/991/992/993/994/995/996/997/998/999/1000/1001/1002/1003/1004/1005/1006/1007/1008/1009/1010/1011/1012/1013/1014/1015/1016/1017/1018/1019/1020/1021/1022/1023/1024/1025/1026/1027/1028/1029/1030/1031/1032/1033/1034/1035/1036/1037/1038/1039/1040/1041/1042/1043/1044/1045/1046/1047/1048/1049/1050/1051/1052/1053/1054/1055/1056/1057/1058/1059/1060/1061/1062/1063/1064/1065/1066/1067/1068/1069/1070/1071/1072/1073/1074/1075/1076/1077/1078/1079/1080/1081/1082/1083/1084/1085/1086/1087/1088/1089/1090/1091/1092/1093/1094/1095/1096/1097/1098/1099/1100/1101/1102/1103/1104/1105/1106/1107/1108/1109/1110/1111/1112/1113/1114/1115/1116/1117/1118/1119/1120/1121/1122/1123/1124/1125/1126/1127/1128/1129/1130/1131/1132/1133/1134/1135/1136/1137/1138/1139/1140/1141/1142/1143/1144/1145/1146/1147/1148/1149/1150/1151/1152/1153/1154/1155/1156/1157/1158/1159/1160/1161/1162/1163/1164/1165/1166/1167/1168/1169/1170/1171/1172/1173/1174/1175/1176/1177/1178/1179/1180/1181/1182/1183/1184/1185/1186/1187/1188/1189/1190/1191/1192/1193/1194/1195/1196/1197/1198/1199/1200/1201/1202/1203/1204/1205/1206/1207/1208/1209/1210/1211/1212/1213/1214/1215/1216/1217/1218/1219/1220/1221/1222/1223/1224/1225/1226/1227/1228/1229/1230/1231/1232/1233/1234/1235/1236/1237/1238/1239/1240/1241/1242/1243/1244/1245/1246/1247/1248/1249/1250/1251/1252/1253/1254/1255/1256/1257/1258/1259/1260/1261/1262/1263/1264/1265/1266/1267/1268/1269/1270/1271/1272/1273/1274/1275/1276/1277/1278/1279/1280/1281/1282/1283/1284/1285/1286/1287/1288/1289/1290/1291/1292/1293/1294/1295/1296/1297/1298/1299/1300/1301/1302/1303/1304/1305/1306/1307/1308/1309/1310/1311/1312/1313/1314/1315/1316/1317/1318/1319/1320/1321/1322/1323/1324/1325/1326/1327/1328/1329/1330/1331/1332/1333/1334/1335/1336/1337/1338/1339/1340/1341/1342/1343/1344/1345/1346/1347/1348/1349/1350/1351/1352/1353/1354/1355/1356/1357/1358/1359/1360/1361/1362/1363/1364/1365/1366/1367/1368/1369/1370/1371/1372/1373/1374/1375/1376/1377/1378/1379/1380/1381/1382/1383/1384/1385/1386/1387/1388/1389/1390/1391/1392/1393/1394/1395/1396/1397/1398/1399/1400/1401/1402/1403/1404/1405/1406/1407/1408/1409/1410/1411/1412/1413/1414/1415/1416/1417/1418/1419/1420/1421/1422/1423/1424/1425/1426/1427/1428/1429/1430/1431/1432/1433/1434/1435/1436/1437/1438/1439/1440/1441/1442/1443/1444/1445/1446/1447/1448/1449/1450/1451/1452/1453/1454/1455/1456/1457/1458/1459/1460/1461/1462/1463/1464/1465/1466/1467/1468/1469/1470/1471/1472/1473/1474/1475/1476/1477/1478/1479/1480/1481/1482/1483/1484/1485/1486/1487/1488/1489/1490/1491/1492/1493/1494/1495/1496/1497/1498/1499/1500/1501/1502/1503/1504/1505/1506/1507/1508/1509/1510/1511/1512/1513/1514/1515/1516/1517/1518/1519/1520/1521/1522/1523/1524/1525/1526/1527/1528/1529/1530/1531/1532/1533/1534/1535/1536/1537/1538/1539/1540/1541/1542/1543/1544/1545/1546/1547/1548/1549/1550/1551/1552/1553/1554/1555/1556/1557/1558/1559/1560/1561/1562/1563/1564/1565/1566/1567/1568/1569/1570/1571/1572/1573/1574/1575/1576/1577/1578/1579/1580/1581/1582/1583/1584/1585/1586/1587/1588/1589/1590/1591/1592/1593/1594/1595/1596/1597/1598/1599/1600/1601/1602/1603/1604/1605/1606/1607/1608/1609/1610/1611/1612/1613/1614/1615/1616/1617/1618/1619/1620/1621/1622/1623/1624/1625/1626/1627/1628/1629/1630/1631/1632/1633/1634/1635/1636/1637/1638/1639/1640/1641/1642/1643/1644/1645/1646/1647/1648/1649/1650/1651/1652/1653/1654/1655/1656/1657/1658/1659/1660/1661/1662/1663/1664/1665/1666/1667/1668/1669/1670/1671/1672/1673/1674/1675/1676/1677/1678/1679/1680/1681/1682/1683/1684/1685/1686/1687/1688/1689/1690/1691/1692/1693/1694/1695/1696/1697/1698/1699/1700/1701/1702/1703/1704/1705/1706/1707/1708/1709/1710/1711/1712/1713/1714/1715/1716/1717/1718/1719/1720/1721/1722/1723/1724/1725/1726/1727/1728/1729/1730/1731/1732/1733/1734/1735/1736/1737/1738/1739/1740/1741/1742/1743/1744/1745/1746/1747/1748/1749/1750/1751/1752/1753/1754/1755/1756/1757/1758/1759/1760/1761/1762/1763/1764/1765/1766/1767/1768/1769/1770/1771/1772/1773/1774/1775/1776/1777/1778/1779/1780/1781/1782/1783/1784/1785/1786/1787/1788/1789/1790/1791/1792/1793/1794/1795/1796/1797/1798/1799/1800/1801/1802/1803/1804/1805/1806/1807/1808/1809/1810/1811/1812/1813/1814/1815/1816/1817/1818/1819/1820/1821/1822/1823/1824/1825/1826/1827/1828/1829/1830/1831/1832/1833/1834/1835/1836/1837/1838/1839/1840/1841/1842/1843/1844/1845/1846/1847/1848/1849/1850/1851/1852/1853/1854/1855/1856/1857/1858/1859/1860/1861/1862/1863/1864/1865/1866/1867/1868/1869/1870/1871/1872/1873/1874/1875/1876/1877/1878/1879/1880/1881/1882/1883/1884/1885/1886/1887/1888/1889/1890/1891/1892/1893/1894/1895/1896/1897/1898/1899/1900/1901/1902/1903/1904/1905/1906/1907/1908/1909/1910/1911/1912/1913/1914/1915/1916/1917/1918/1919/1920/1921/1922/1923/1924/1925/1926/1927/1928/1929/1930/1931/1932/1933/1934/1935/1936/1937/1938/1939/1940/1941/1942/1943/1944/1945/1946/1947/1948/1949/1950/1951/1952/1953/1954/1955/1956/1957/1958/1959/1960/1961/1962/1963/1964/1965/1966/1967/1968/1969/1970/1971/1972/1973/1974/1975/1976/1977/1978/1979/1980/1981/1982/1983/1984/1985/1986/1987/1988/1989/1990/1991/1992/1993/1994/1995/1996/1997/1998/1999/2000/2001/2002/2003/2004/2005/2006/2007/2008/2009/2010/2011/2012/2013/2014/2015/2016/2017/2018/2019/2020/2021/2022/2023/2024/2025/2026/2027/2028/2029/2030/2031/2032/2033/2034/2035/2036/2037/2038/2039/2040/2041/2042/2043/2044/2045/2046/2047/2048/2049/2050/2051/2052/2053/2054/2055/2056/2057/2058/2059/2060/2061/2062/2063/2064/2065/2066/2067/2068/2069/2070/2071/2072/2073/2074/2075/2076/2077/2078/2079/2080/2081/2082/2083/2084/2085/2086/2087/2088/2089/2090/2091/2092/2093/2094/2095/2096/2097/2098/2099/2100/2101/2102/2103/2104/2105/2106/2107/2108/2109/2110/2111/2112/2113/2114/2115/2116/2117/2118/2119/2120/2121/2122/2123/2124/2125/2126/2127/2128/2129/2130/2131/2132/2133/2134/2135/2136/2137/2138/2139/2140/2141/2142/2143/2144/2145/2146/2147/2148/2149/2150/2151/2152/2153/2154/2155/2156/2157/2158/2159/2160/2161/2162/2163/2164/2165/2166/2167/2168/2169/2170/2171/2172/2173/2174/2175/2176/2177/2178/2179/2180/2181/2182/2183/2184/2185/2186/2187/2188/2189/2190/2191/2192/2193/2194/2195/2196/2197/2198/2199/2200/2201/2202/2203/2204/2205/2206/2207/2208/2209/2210/2211/2212/2213/2214/2215/2216/2217/2218/2219/2220/2221/2222/2223/2224/2225/2226/2227/2228/2229/2230/2231/2232/2233/2234/2235/2236/2237/2238/2239/2240/2241/2242/2243/2244/2245/2246/2247/2248/2249/2250/2251/2252/2253/2254/2255/2256/2257/2258/2259/2260/2261/2262/2263/2264/2265/2266/2267/2268/2269/2270/2271/2272/2273/2274/2275/2276/2277/2278/2279/2280/2281/2282/2283/2284/2285/2286/2287/2288/2289/2290/2291/2292/2293/2294/2295/2296/2297/2298/2299/2300/2301/2302/2303/2304/2305/2306/2307/2308/2309/2310/2311/2312/2313/2314/2315/2316/2317/2318/2319/2320/2321/2322/2323/2324/2325/2326/2327/2328/2329/2330/2331/2332/2333/2334/2335/2336/2337/2338/2339/2340/2341/2342/2343/2344/2345/2346/2347/2348/2349/2350/2351/2352/2353/2354/2355/2356/2357/2358/2359/2360/2361/2362/2363/2364/2365/2366/2367/2368/2369/2370/2371/2372/2373/2374/2375/2376/2377/2378/2379/2380/2381/2382/2383/2384/2385/2386/2387/2388/2389/2390/2391/2392/2393/2394/2395/2396/2397/2398/2399/2400/2401/2402/2403/2404/2405/2406/2407/2408/2409/2410/2411/2412/2413/2414/2415/2416/2417/2418/2419/2420/2421/2422/2423/2424/2425/2426/2427/2428/2429/2430/2431/2432/2433/2434/2435/2436/2437/2438/2439/2440/2441/2442/2443/2444/2445/2446/2447/2448/2449/2450/2451/2452/2453/2454/2455/2456/2457/2458/2459/2460/2461/2462/2463/2464/2465/2466/2467/2468/2469/2470/2471/2472/2473/2474/2475/2476/2477/2478/2479/2480/2481/2482/2483/2484/2485/2486/2487/2488/2489/2490/2491/2492/2493/2494/2495/2496/2497/2498/2499/2500/2501/2502/2503/2504/2505/2506/2507/2508/2509/2510/2511/2512/2513/2514/2515/2516/2517/2518/2519/2520/2521/2522/2523/2524/2525/2526/2527/2528/2529/2530/2531/2532/2533/2534/2535/2536/2537/2538/2539/2540/2541/2542/2543/2544/2545/2546/2547/2548/2549/2550/2551/2552/2553/2554/2555/2556/2557/2558/2559/2560/2561/2562/2563/2564/2565/2566/2567/2568/2569/2570/2571/2572/2573/2574/2575/2576/2577/2578/2579/2580/2581/2582/2583/2584/2585/2586/2587/2588/2589/2590/2591/2592/2593/2594/2595/2596/2597/2598/259

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins have been stopped, for example, by execution of a SLEEP instruction. During normal operation or SLEEP a WDT reset or wake-up reset generates a device RESET.

The \overline{TO} bit (STATUS<4>) will be cleared upon a Watchdog Timer reset.

The WDT can be permanently disabled by programming the configuration bit WDTE as a '0' (Section 7.1). Refer to the PIC16C5X Programming Specifications (literature number DS30190) to determine how to access the configuration word.

7.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms. (with no prescaler) if a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, time-out periods of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst case conditions (VDD at Min., Temperature at Max., Max. WDT prescaler), T may take several seconds before a WDT time-out occurs.

7.6.2 WDT TIME-OUT RECOVERING CONSIDERATIONS

The on-chip oscillator (used by WDT) and the prescaler is stopped as the WDT and prevents it from running while generating a device RESET.

The user also must assess the WDT and the \overline{TO} bit after it is asserted to the WDT. This gives the user time to assert to the WDT. This gives the user time to assert to the WDT before a WDT wake-up reset.

The device Reset timer (DRT) provides a means to initiate a time-out on reset. The DRT operates on an internal RC oscillator. The processor is kept in RESET as long as the DRT is active. The DRT delay allows VDD to rise above VDD min., and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET condition for approximately 18 μ s after the voltage on the MCLR/VPP pin has reached a logic high (VihMC) level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in component sensitive and/or space restricted applications.

Device Reset time delay will vary from chip to chip due to VDD, temperature, and process variation. See the parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out. This is particularly important for applications using the WDT to wake the PIC16C5X from SLEEP mode automatically.




FIGURE 7-10: DRT ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME





FIGURE 7-11: DRT ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE TIME



1. The device will not reset if VDD is not held above VDD min. for a sufficient period of time after power-up. The user must ensure that VDD is held above VDD min. for a sufficient period of time after power-up.

If the code protection bits have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting windowed devices.

7.11 ID Locations

Four memory locations are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify.

Use only the lower 4 bits of the ID locations and always program the upper 8 bits as "1's".

Note: Microchip will assign a unique pattern number for QTP and SQTP requests and for ROM devices. This pattern number will be unique and traceable to the submitted code.

Absolute Maximum Ratings	
Storage Temperature	-55°C to +125°C
Operating Temperature	-40°C to +150°C
Maximum Voltage on VDD with respect to VSS	0 V to +7.5 V
Maximum Voltage on MCLR with respect to VSS(C)	0 V to +14 V
Maximum Voltage on all other pins with respect to VSS	-0.6 V to (VDD + 0.6 V)
Total Power Dissipation(1)	800 mW
Maximum Current out of VDD pin	150 mA
Maximum Current into VDD pin	50 mA
Maximum Current into an input pin (TOCKI only)	500 μ A
Maximum Current into MCLR (M < 6 or M > VDD)	20 mA
Maximum Clamp Current I _{CK} (V _{CL} < 0 or V _{CL} > VDD)	20 mA
Maximum Output Current sunk by any I/O pin	10 mA
Maximum Output Current sourced by any I/O pin	10 mA
Maximum Output Current sourced by a single I/O port (PORTA, B or C)	10 mA
Maximum Output Current sunk by a single I/O port (PORTA, B or C)	10 mA
Note 1: Power Dissipation is calculated as follows: P _{DIS} = V _{DD} x (I _{DD} - Σ I _{OH}) + Σ (V _{OH} - V _{OH}) x I _{OH} + Σ (V _{OL} - V _{OL}) x I _{OL} + Σ (V _{OL} x I _{OL})	
Note 2: Voltage spikes below VSS at the MCLR pin, including currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50 to 100 Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to VSS	

NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation ratings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

When SLEEP is entered by executing a SLEEP instruction, the timer will be cleared but the PD (STATUS<4>) is set, the PD is cleared and the oscillator driver is maintained in the status they had when SLEEP was executed (driving the oscillator high).

RESET generated by a WDT or MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

When the device wakes from SLEEP, the MCLR/VPP pin low.

ZERO CLOCK REQUIREMENTS - PIC16C52

Standard Operating Conditions (unless otherwise specified)

Operating Temperature: 0°C ≤ TA ≤ +70°C (commercial), -40°C ≤ TA ≤ +85°C (industrial).
 Operating Voltage VDD range is described in Section 8.1.

Characteristic	Min	Typ(1)	Max	Units	Conditions
Setup Pulse Width - No Prescaler	0.5 Tcy	20°	—	ns	ns
Setup Pulse Width - With Prescaler	10°	—	—	ns	ns
Hold Pulse Width - No Prescaler	0.5 Tcy + 20°	—	—	ns	ns
Hold Pulse Width - With Prescaler	10°	—	—	ns	ns
Setup Period	20 or Tcy + 50°	N	—	ns	Whenever is greater: N = Prescale Value (1, 2, 4, ..., 255)

(1) Characterized but not tested.
 ° = 10% duty cycle unless otherwise stated. These parameters are for design guidance only.

Static Maximum Ratings

Storage temperature under bias	-55°C to +125°C
Storage temperature	-65°C to +150°C
Supply voltage	0 to +7.5V
Voltage on VDD with respect to VSS	0 to +14V
Voltage on MCLR with respect to VSS(2)	-0.6V to (VDD + 0.6V)
Voltage on all other pins with respect to VSS	800 mW
Power dissipation(1)	150 mA
IO pin current out of VSS pin	100 mA
IO pin current into VDD pin	±500 µA
Current into an input pin (IOCK1 only)	±20 mA
Clamp current, I _{IK} (V _{IK} < 0 or V _{IK} > VDD)	25 mA
IO pin clamp current, I _{OK} (V _{OK} = 0 or V _{OK} > VDD)	20 mA
IO pin output current sunk by any I/O pin	40 mA
IO pin output current sourced by any I/O pin	50 mA
IO pin output current sourced by a single I/O port (PORTA or B)	50 mA
IO pin output current sunk by a single I/O port (PORTA or B)	50 mA

Note 1: Power dissipation is calculated as follows: P_{dis} = VDD × (I_{DD} - ∑ I_{OH}) + ∑ ((VDD - V_{OH}) × I_{OH}) + ∑ (V_{OL} × I_{OL}).
 Note 2: Voltage spikes below VSS at the MCLR pin, including currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to VSS.

NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation ratings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIC16C5X Instruction Set

1.0 INSTRUCTION SET SUMMARY

Each PIC16C5X instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC16C5X instruction set summary in Table 1-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. Table 1-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'Y' represents a file register designator and 'D' represents a destination designator. The file register designator is used to specify which one of the 32 file registers is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'D' is '0', the result is placed in the W register. If 'D' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'Y' represents the number of the file in which the bit is located.

For **literal and control operations**, 'K' represents an 8-bit constant or literal value.

TABLE 1-1: OPCODE FIELD DESCRIPTIONS

Field	Description
5	Program Counter Address (PC0 to PC7)
4	Working register (accumulator)
3	Bit address within an 8-bit file register
2	Literal field, constant data or label
1	Bit field location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
	Peripherals Select
	0 = 0 (store result in W)
	1 = 1 (store result in file register Y)
	Reserved
	File Register
	File of Data
	Program Counter
	Watchdog Timer Counter
	Time Out bit
	Power-Down bit
	Instruction type, bit-oriented, byte-oriented, literal and control operations

Field	Description
→	Assigned to
<>	Register bit field
E	In the set of
<i>italics</i>	User defined term (not a counter)

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Figure 1-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhh

where 'h' signifies a hexadecimal digit.

FIGURE 1-1: GENERAL FORMAT FOR INSTRUCTIONS

0xh = enables file register operations

11	0	OPCODE	0	0	0	0	0
----	---	--------	---	---	---	---	---

D = 0 for destination W

D = 1 for destination Y

F = 5-bit file register address

Bit-oriented file register operations

11	0	OPCODE	0	0	0	0	0
----	---	--------	---	---	---	---	---

X = 8-bit bit address

F = 5-bit file register address

Literal and control operations (literal value)

11	0	OPCODE	0	0	0	0	0
----	---	--------	---	---	---	---	---

K = 8-bit immediate value

Literal and control operations (literal value)

11	0	OPCODE	0	0	0	0	0
----	---	--------	---	---	---	---	---

12-Bit Opcode		Cycles	MSB	LSB	Status Affected	Notes
01	0001 1100 5111	1	0001	1100 5111	C,DC,Z	1,2,4
01	0001 0101 5111	1	0001	0101 5111	Z	2,4
01	0000 0111 5111	1	0000	0111 5111	Z	4
01	0000 0100 0000	1	0000	0100 0000	Z	2,4
01	0010 0101 5111	1	0010	0101 5111	Z	2,4
01	0000 1101 5111	1	0000	1101 5111	Z	2,4
01	0010 1101 5111	1(2)	0010	1101 5111	None	2,4
01	0001 1001 5111	1	0001	1001 5111	Z	2,4
01	0001 1100 5111	1(2)	0001	1100 5111	None	2,4
01	0001 1101 5111	1	0001	1101 5111	Z	2,4
01	0000 0001 5111	1	0000	0001 5111	Z	2,4
01	0000 0011 5111	1	0000	0011 5111	Z	2,4
01	0000 0101 5111	1	0000	0101 5111	Z	2,4
01	0000 0111 5111	1	0000	0111 5111	Z	2,4
01	0000 1001 5111	1	0000	1001 5111	Z	2,4
01	0000 1011 5111	1	0000	1011 5111	Z	2,4
01	0000 1101 5111	1	0000	1101 5111	Z	2,4
01	0000 1111 5111	1	0000	1111 5111	Z	2,4

Description	Cycles	MSB	LSB	Status Affected	Notes
01	1	0001	1100 5111	C,DC,Z	1,2,4
01	1	0001	0101 5111	Z	2,4
01	1	0000	0111 5111	Z	4
01	1	0000	0100 0000	Z	2,4
01	1	0010	0101 5111	Z	2,4
01	1	0000	1101 5111	Z	2,4
01	1(2)	0010	1101 5111	None	2,4
01	1	0001	1001 5111	Z	2,4
01	1	0001	1100 5111	Z	2,4
01	1	0001	1101 5111	Z	2,4
01	1	0000	0001 5111	Z	2,4
01	1	0000	0011 5111	Z	2,4
01	1	0000	0101 5111	Z	2,4
01	1	0000	0111 5111	Z	2,4
01	1	0000	1001 5111	Z	2,4
01	1	0000	1011 5111	Z	2,4
01	1	0000	1101 5111	Z	2,4
01	1	0000	1111 5111	Z	2,4

12-Bit Opcode		Cycles	MSB	LSB	Status Affected	Notes
01	0001 1100 5111	1	0001	1100 5111	C,DC,Z	1,2,4
01	0001 0101 5111	1	0001	0101 5111	Z	2,4
01	0000 0111 5111	1	0000	0111 5111	Z	4
01	0000 0100 0000	1	0000	0100 0000	Z	2,4
01	0010 0101 5111	1	0010	0101 5111	Z	2,4
01	0000 1101 5111	1	0000	1101 5111	Z	2,4
01	0010 1101 5111	1(2)	0010	1101 5111	None	2,4
01	0001 1001 5111	1	0001	1001 5111	Z	2,4
01	0001 1100 5111	1	0001	1100 5111	Z	2,4
01	0001 1101 5111	1	0001	1101 5111	Z	2,4
01	0000 0001 5111	1	0000	0001 5111	Z	2,4
01	0000 0011 5111	1	0000	0011 5111	Z	2,4
01	0000 0101 5111	1	0000	0101 5111	Z	2,4
01	0000 0111 5111	1	0000	0111 5111	Z	2,4
01	0000 1001 5111	1	0000	1001 5111	Z	2,4
01	0000 1011 5111	1	0000	1011 5111	Z	2,4
01	0000 1101 5111	1	0000	1101 5111	Z	2,4
01	0000 1111 5111	1	0000	1111 5111	Z	2,4

12-Bit Opcode		Cycles	MSB	LSB	Status Affected	Notes
01	0001 1100 5111	1	0001	1100 5111	C,DC,Z	1,2,4
01	0001 0101 5111	1	0001	0101 5111	Z	2,4
01	0000 0111 5111	1	0000	0111 5111	Z	4
01	0000 0100 0000	1	0000	0100 0000	Z	2,4
01	0010 0101 5111	1	0010	0101 5111	Z	2,4
01	0000 1101 5111	1	0000	1101 5111	Z	2,4
01	0010 1101 5111	1(2)	0010	1101 5111	None	2,4
01	0001 1001 5111	1	0001	1001 5111	Z	2,4
01	0001 1100 5111	1	0001	1100 5111	Z	2,4
01	0001 1101 5111	1	0001	1101 5111	Z	2,4
01	0000 0001 5111	1	0000	0001 5111	Z	2,4
01	0000 0011 5111	1	0000	0011 5111	Z	2,4
01	0000 0101 5111	1	0000	0101 5111	Z	2,4
01	0000 0111 5111	1	0000	0111 5111	Z	2,4
01	0000 1001 5111	1	0000	1001 5111	Z	2,4
01	0000 1011 5111	1	0000	1011 5111	Z	2,4
01	0000 1101 5111	1	0000	1101 5111	Z	2,4
01	0000 1111 5111	1	0000	1111 5111	Z	2,4

AND, W with f	Syntax	Operands	Operation	Status Affected	Encoding	Description
	[label] ANDWF f, d	0 ≤ f ≤ 31 0 ≤ d ≤ 1	(W) AND (f) → (dest)	Z	0001 0101 5111	The contents of the W register are AND'ed with register f. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register f.
Words:	1					
Cycles:	1					
Example:	ANDWF FSR, 1					
Before Instruction	W = 0x17					
After Instruction	FSR = 0xC2					

ANDLW	Syntax	Operands	Operation	Status Affected	Encoding	Description
	[label] ANDLW k	0 ≤ k ≤ 255	(W) AND (k) → (W)	Z	0001 0101 5111	The contents of the W register are AND'ed with the 8-bit immediate value k. The result is stored in the W register.
Words:	1					
Cycles:	1					
Example:	ANDLW 0x55, W					
Before Instruction	W = 0x17					
After Instruction	W = 0x09					

ANDWF, W with f	Syntax	Operands	Operation	Status Affected	Encoding	Description
	[label] ANDWF f, W	0 ≤ f ≤ 31	(W) AND (f) → (W)	Z	0001 0101 5111	The contents of the W register are AND'ed with register f. The result is stored in the W register.
Words:	1					
Cycles:	1					
Example:	ANDWF FSR, W					
Before Instruction	W = 0x17					
After Instruction	W = 0x09					

ANDWF, W with f, Clear f	Syntax	Operands	Operation	Status Affected	Encoding	Description
	[label] ANDWF f, W, Clear f	0 ≤ f ≤ 31	(W) AND (f) → (W)	Z	0001 0101 5111	The contents of the W register are AND'ed with register f. The result is stored in the W register. Register f is cleared.
Words:	1					
Cycles:	1					
Example:	ANDWF FSR, W, Clear f					
Before Instruction	W = 0x17					
After Instruction	W = 0x09					

ANDWF, W with f, Clear f, Set Flag	Syntax	Operands	Operation	Status Affected	Encoding	Description
	[label] ANDWF f, W, Clear f, Set Flag	0 ≤ f ≤ 31	(W) AND (f) → (W)	Z	0001 0101 5111	The contents of the W register are AND'ed with register f. The result is stored in the W register. Register f is cleared. The Z flag is set.
Words:	1					
Cycles:	1					
Example:	ANDWF FSR, W, Clear f, Set Flag					
Before Instruction	W = 0x17					
After Instruction	W = 0x09					

GENERAL DESCRIPTION

The InterSil ICL7106 and 7107 are high performance, low power 3 1/2-digit A/D converters containing all the necessary active devices on a single CMOS IC. Included are seven-segment decoders, display drivers, a reference, and a clock. The 7106 is designed to interface with a liquid crystal display (LCD) and includes a backplane drive; the 7107 will directly drive an instrument-size light emitting diode (LED) display.

The 7106 and 7107 bring together an unprecedented combination of high accuracy, versatility, and true economy. Features auto-zero to less than 10 μ V, zero drift of less than 1 μ V/°C, input bias current of 10 nA max., and rollover error of less than one count. True differential inputs and reference are useful in all systems, but give the designer an uncommon advantage when measuring load cells, strain gauges and other bridge type transducers. Finally, the true economy of single power supply operation (7106), enables a high performance panel meter to be built with the addition of only 10 passive components and a display.

FEATURES

- Guaranteed Zero Reading for 0 Volts Input on All Scales
- True Polarity at Zero for Precise Null Detection
- 1 pA Typical Input Current
- True Differential Input and Reference
- Direct Display Drive — No External Components Required — LCD ICL7106 — LED ICL7107
- Low Noise — Less Than 15 μ V P-P
- On-Chip Clock and Reference
- Low Power Dissipation — Typically Less Than 10mW
- No Additional Active Circuits Required
- New Small Outline Surface Mount Package Available
- Evaluation Kit Available

ORDERING INFORMATION

Part Number	Temperature Range	Package
ICL7106CPL	0°C to +70°C	40 pin plastic DIP
ICL7106CJL	0°C to +70°C	40 pin CERDIP
ICL7106SM44	0°C to +70°C	44 pin Surface Mount
ICL7107CJL	0°C to +70°C	40 pin CERDIP
ICL7107CPL	0°C to +70°C	40 pin plastic DIP
ICL7107EVKIT	Evaluation kits contain IC, display, circuit board, passive components and firmware	





Figure 1 Pin Configurations



CHARACTERISTICS

Power Dissipation (Note 4)	1000mW
Ceramic Package	800mW
Plastic Package	0°C to +70°C
Operating Temperature	-65°C to +150°C
Storage Temperature	-50°C to +50°C
Lead Temperature (Soldering, 10sec)	

TEST TO V-
 GND to V+
 Note Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional conditions above these indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum ratings is not recommended.
 Voltage provided the input current is limited to ±100µA.
 Currents are all loads soldered to printed circuit board.

CHARACTERISTICS (Note 3)

Test Conditions	Min	Typ	Max	Unit
V _{IN} = 0.0V Full Scale = 200.0mV	-000.0	±000.0	+000.0	Digital Reading
V _{IN} = V _{REF} V _{REF} = 100mV	999	999/1000	1000	Digital Reading
V _{IN} = 0V Full Scale = 200.0mV	-1	±2	+1	Counts
Full scale = 200.0mV or full scale = 2.000V (Note 6)	-1	±2	+1	Counts
V _{CM} = ±1V, V _{IN} = 0V Full Scale = 200.0mV		50		µV/V
V _{IN} = 0V Full Scale = 200.0mV		15		µV
V _{IN} = 0V (Note 6)		1	10	µA
V _{IN} = 0V Full Scale = 200.0mV		60		µV/°C
V _{IN} = 100.0mV 0.1V/20°C (See Test Circuit 3) (Note 6)		1	5	µA/10°C
V _{IN} = 0		0.8	1.8	mA
50µA full scale condition & Power Supply		0.6	1.6	mA
200µA full scale condition & Power Supply		2.0	3.2	V
200µA full scale condition & Power Supply		50		µA/10°C

Characteristics	Test Conditions	Min	Typ	Max	Unit
7106 ONLY	V ⁺ to V ⁻ = 9V	4	5	6	V
Pk-Pk Segment Drive Voltage					
Pk-Pk Backplane Drive Voltage (Note 5)					
7107 ONLY	V ⁺ = 5.0V Segment voltage = 9V	5	8.0		mA
Segment Sinking Current (Except Pin 19 & 20)					
(Pin 19 only)		10	16		mA
(Pin 20 only)		4	7		mA

NOTES: 1. Unless otherwise noted, specifications apply to both the 7106 and 7107 at T_A = 25°C, I_{OP} = 485Hz. 7106 is tested in the circuit of Figure 2. 7107 is tested in the circuit of Figure 3.
 2. Refer to "Differential Input" discussion.
 3. Back plane drive is in phase with segment drive for off segment. 180° out of phase for on segment. Frequency is 20 times conversion rate. Average DC component is less than 50mV.
 4. Not tested, guaranteed by design.

TEST CIRCUITS




Figure 2: ICL7106 Test Circuit and Typical Application with Liquid Crystal Display
 0335-4




Figure 3: ICL7107 Test Circuit and Typical Application with LED Display
 0335-4

