



B.E DEGREE EXAMINATIONS: DEC 2022

(Regulation 2018)

Third Semester

ELECTRONICS AND COMMUNICATION ENGINEERING

U18ECI3203: Digital System Design

COURSE OUTCOMES

- CO1:** Apply Boolean algebra, Karnaugh map and Tabulation method to design combinational logic circuits (K3)
- CO2:** Design and verify sequential logic circuits using flipflops (K4).
- CO3:** Apply state machine models to design sequential logic circuits (K4).
- CO4:** Explain different logic families based on performance (K2).
- CO5:** Design combinational circuits using programmable logic devices (K3).

Time: Three Hours

Maximum Marks: 100

Answer all the Questions:-

PART A (10 x 2 = 20 Marks)

(Answer not more than 40 words)

- | | | |
|---|-----|-------------------|
| 1. Convert $(101101)_2$ into decimal digit. | CO1 | [K ₂] |
| 2. Recall the limitations of Karnaugh map. | CO1 | [K ₁] |
| 3. List the design procedure for combinational circuits. | CO1 | [K ₁] |
| 4. Draw 1 x 4 demultiplexer logic diagram. | CO1 | [K ₂] |
| 5. Define race around condition. | CO2 | [K ₁] |
| 6. Find the number of flip flops needed to implement mod 15 counter. | CO2 | [K ₃] |
| 7. The propagation delay t_{pd} for each flip-flop is 50 ns. Determine the maximum operating frequency for MOD - 32 ripple counter. | CO3 | [K ₃] |
| 8. Define critical race. | CO3 | [K ₁] |
| 9. Outline the advantages and disadvantages of TTL. | CO4 | [K ₁] |
| 10. List the types of programmable logic devices. | CO5 | [K ₁] |

Answer any FIVE Questions:-

PART B (5 x 16 = 80 Marks)

(Answer not more than 400 words)

- | | | | |
|---|---|-----|-------------------|
| 11. a) (i)Simplify $Y = (A + B) (A + C') (B' + C')$ | 8 | CO1 | [K ₃] |
| (ii)Prove $ABC + ABC' + AB'C + A'BC = AB + AC + BC$ | | | |

	b)	Reduce the expression $F = m(1,6,12,13,14) + d(2,4)$ in SOP and POS forms.	8	CO1	[K ₃]
12.	a)	Design a 4-bit magnitude comparator with three outputs : $A>B, A=B, A<B$	8	CO1	[K ₃]
	b)	(i) Implement $F(A, B, C, D) = \Sigma (1, 3, 4, 11, 12, 13, 14, 15)$ using multiplexer	8	CO1	[K ₃]
		(ii) Implementation of a Full Adder with a Decoder: $S(x, y, z) = \Sigma(1, 2, 4, 7)$ $C(x, y, z) = \Sigma(3, 5, 6, 7)$			
13.	a)	Explain Parallel IN Serial OUT shift registers with neat diagram.	5	CO2	[K ₃]
	b)	Design a counter that can count the sequence 000,001,011,100,101,111	10	CO2	[K ₄]
14.	a)	Develop a circuit that has no static hazards and implement the hazard free circuit using NAND gates $F(a,b,c,d)=\Sigma(0,2,6,7,8,10,12)$	8	CO3	[K ₃]
	b)	Draw a logic diagram of product of sum expression $(x_1+x_2')(x_2+x_3)$. Show that there is a static 0 hazard when x_1 and x_3 are 0 and x_2 goes from 0 to 1. Find a way to remove the hazards by adding one more OR gate.	8	CO3	[K ₃]
15.	a)	Explain the working of TTL with Totem pole output.	12	CO4	[K ₂]
	b)	Compare ECL, TTL and CMOS families.	4	CO4	[K ₂]
16.		Construct the combinational logic circuit using PLA and PAL for the following Boolean functions, $F_1(A, B, C)=\Sigma m(0, 1,3,4)$ and $F_2(A, B, C)=\Sigma m (1, 2, 3,4,5)$.	16	CO5	[K ₃]

Please indicate knowledge level (K₁toK₆) and Course Outcome level (CO1 to CO5) against each question for each subdivision.